The Reliability Study of 0.13μm CMOS Process

被引:0
|
作者
Zhang, Xiaowen [1 ]
En, Yunfei [1 ]
机构
[1] CEPREI, Sci & Technol Reliabil Phys & Applicat Elect Comp, 110 Dong Guang Zhuang Rd, Guangzhou, Guangdong, Peoples R China
关键词
cmos process; copper/low k dielectric; failure mechanisms; reliability; BIAS TEMPERATURE INSTABILITY;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
When the Minimum channel length shrink to 0.13 mu m, As the device geometry size scaling down while the operation voltage of the device decreased, but the electric field increase. The current density is still high in interconnect line, various failure mechanisms still exist in the process generation of copper interconnect/low k dielectric integrated, the reliability is still a very important problem. By using accelerated test, the reliability of the main failure mechanisms have been evaluated, the results showed that the lifetimes of main failure mechanism can achieve the requirements of more than 10 years lifetime. In the same time, NBTI effect will become the main failure mechanism in ultra deep sub-micron CMOS process when Minimum channel length becomes less than 0.13 mu m.
引用
收藏
页码:979 / 982
页数:4
相关论文
共 50 条
  • [21] Multipurpose Test Structures and Process Characterization using 0.13 μm CMOS: The CHAMP ASIC
    Cooney, Michael
    Andrew, Matt
    Nishimura, Kurtis
    Ruckman, Larry
    Varner, Gary
    Grabas, Herve
    Oberla, Eric
    Genat, Jean-Francois
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON TECHNOLOGY AND INSTRUMENTATION IN PARTICLE PHYSICS (TIPP 2011), 2012, 37 : 1699 - 1706
  • [22] Designing in device reliability during the development of high-performance CMOS logic technology to 0.13μm
    Nayak, D
    Hao, MY
    Hijab, R
    1997 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 1997, : 42 - 44
  • [23] Hot-carrier reliability of 20V MOS transistors in 0.13 μm CMOS technology
    Rey-Tauriac, Y
    Badoc, J
    Reynard, B
    Bianchi, RA
    Lachenal, D
    Bravaix, A
    MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) : 1349 - 1354
  • [24] A rewritable CMOS-FUSE for system-on-chip with a differential cell architecture in a 0.13μm CMOS logic process
    Yamauchi, H
    Agata, Y
    Shirahama, M
    Kawasaki, T
    Nishihara, R
    Takahashi, K
    Kikukawa, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (10): : 1664 - 1672
  • [25] Advanced 0.13-μm CMOS process is ready to produce 2-GHz processors
    Bindra, A
    ELECTRONIC DESIGN, 2001, 49 (03) : 27 - 27
  • [26] 15-GHz fully integrated nMOS switches in a 0.13-μm CMOS process
    Li, ZB
    O, KK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2323 - 2328
  • [27] A ultra-high PAE Doherty amplifier based on 0.13-μm CMOS process
    Kang, Jongchan
    Yu, Daekyu
    Min, Kyoungjoon
    Kim, Bumman
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2006, 16 (09) : 505 - 507
  • [28] A broadband Low Noise Amplifier with built-in linearizer in 0.13-μm CMOS process
    Rastegar, Habib
    Ryu, Jee-Youl
    MICROELECTRONICS JOURNAL, 2015, 46 (08) : 698 - 705
  • [29] High Voltage Charge Pump with Triple Well Diodes in a 0.13 μm Bulk CMOS Process
    Sun, Jiwei
    Wang, Pingshan
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 274 - 277
  • [30] High-Temperature General Purpose Operational Amplifier in IBM 0.13 μm CMOS Process
    Wang, Yucai
    Chodavarapu, Vamsy P.
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,