共 39 条
- [1] Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache [J]. PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 163 - +
- [2] Brief Announcement: A Temperature-Aware Virtual Submesh Allocation Scheme for NoC-based Manycore Chips [J]. SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2008, : 182 - 184
- [3] Energy aware cache coherence protocol for chip-multiprocessors [J]. 2006 Canadian Conference on Electrical and Computer Engineering, Vols 1-5, 2006, : 1366 - 1369
- [4] COOPERATIVE CACHING IN POWER-AWARE CHIP-MULTIPROCESSORS [J]. 2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 932 - 935
- [5] Design of an Efficient Scheme for Data Migration in Chip-Multiprocessors [J]. 2013 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2013, : 167 - 171
- [8] A Framework for Memory-aware Multimedia Application Mapping on Chip-Multiprocessors [J]. PROCEEDINGS OF THE 2008 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2008, : 89 - +
- [9] Balancing On-Chip Network Latency in Multi-Application Mapping for Chip-Multiprocessors [J]. 2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,