Temperature-aware submesh allocation scheme for heat balancing on chip-multiprocessors

被引:0
|
作者
Liao, Xiongfei [1 ]
Jigang, Wu [1 ]
Srikanthan, Thambipillai [1 ]
机构
[1] Nanyang Technol Univ, CHiPES, Singapore 637553, Singapore
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper explores the thermal problems in future CMPs in multiprogrammed environment for heat balancing. We first give the observation of the temperature variation of cores in this scenario. Then we propose a temperature aware submesh allocation scheme to manage cores with submeshes and allocate submeshes of cores to jobs under temperature-aware policies to balance heat chip-wide. Several scheduling policies are suggested and a HotSpot-based thermal simulator is used to evaluate the scheme and its policies under the workloads of benchmark programs. Simulation results show that our proposed scheme with global coolestpolicy and global neighbor-aware policy can lead to lower peak temperatures and effectively reduce the temporal variance and spatial variance of temperatures of cores to achieve better heat balance.
引用
收藏
页码:228 / 233
页数:6
相关论文
共 39 条
  • [1] Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache
    Kang, Kyungsu
    De Micheli, Giovanni
    Lee, Seunghan
    Kyung, Chong-Min
    [J]. PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 163 - +
  • [2] Brief Announcement: A Temperature-Aware Virtual Submesh Allocation Scheme for NoC-based Manycore Chips
    Liao, Xiongfei
    Wu Jigang
    Srikanthan, Thambipillai
    [J]. SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2008, : 182 - 184
  • [3] Energy aware cache coherence protocol for chip-multiprocessors
    Ahmed, Rana Ejaz
    [J]. 2006 Canadian Conference on Electrical and Computer Engineering, Vols 1-5, 2006, : 1366 - 1369
  • [4] COOPERATIVE CACHING IN POWER-AWARE CHIP-MULTIPROCESSORS
    Ahmed, Rana Ejaz
    [J]. 2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 932 - 935
  • [5] Design of an Efficient Scheme for Data Migration in Chip-Multiprocessors
    Das, Baisakhi
    Maiti, Nirmalya Sundar
    Das, Sukanta
    Saha, Mousumi
    Sikdar, Biplab K.
    [J]. 2013 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2013, : 167 - 171
  • [6] NVM Way Allocation Scheme to Reduce NVM Writes for Hybrid Cache Architecture in Chip-Multiprocessors
    Choi, Ju-Hee
    Park, Gi-Ho
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (10) : 2896 - 2910
  • [7] Designing a Physical Locality Aware Coherence Protocol for Chip-Multiprocessors
    Fensch, Christian
    Barrow-Williams, Nick
    Mullins, Robert D.
    Moore, Simon
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (05) : 914 - 928
  • [8] A Framework for Memory-aware Multimedia Application Mapping on Chip-Multiprocessors
    Bathen, Luis Angel D.
    Dutt, Nikil D.
    Pasricha, Sudeep
    [J]. PROCEEDINGS OF THE 2008 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2008, : 89 - +
  • [9] Balancing On-Chip Network Latency in Multi-Application Mapping for Chip-Multiprocessors
    Zhu, Di
    Chen, Lizhong
    Yue, Siyu
    Pinkston, Timothy M.
    Pedram, Massoud
    [J]. 2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,
  • [10] Temperature-aware on-chip networks
    Shang, L
    Peh, LS
    Kumar, A
    Jha, NK
    [J]. IEEE MICRO, 2006, 26 (01) : 130 - 139