Control mechanism for software pipelining on nested loop

被引:0
|
作者
Yu, T
Tang, ZZ
Zhang, CH
Luo, J
机构
关键词
VLIW; software pipelining; nested loop; dataflow; ILSP;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
ILSP (Interlaced inner and outer Loop Software Pipelining) is an efficient algorithm of optimizing operations in the nested loops. To ensure the ILSP has a good time efficiency and a good space efficiency, there must be an efficient nested control mechanism to support the algorithm. Our control mechanism is realized by hardware, it avoid to add many extra instructions and make the II(Initialization Interval) of each loop in the nested loop least. Cooperate with the compiler, our nested loop control mechanism can efficiently support the software pipelining of the nested loop, and can ensure the ILSP has a high speedup and a low space cost.
引用
收藏
页码:345 / 350
页数:6
相关论文
共 50 条
  • [21] Translation Validation of Loop Optimizations and Software Pipelining in the TVOC Framework In Memory of Amir Pnueli
    Goldberg, Benjamin
    STATIC ANALYSIS, 2010, 6337 : 6 - 21
  • [22] DECOMPOSED SOFTWARE PIPELINING - A NEW APPROACH TO EXPLOIT INSTRUCTION LEVEL PARALLELISM FOR LOOP PROGRAMS
    WANG, J
    EISENBEIS, C
    IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 23 : 3 - 14
  • [23] Fast loop pipelining algorithm
    Yang, Da-Yu
    Lin, Zheng-Hui
    1717, Shanghai Jiao Tong University (36):
  • [25] An approach for pipelining nested collections in scientific workflows
    McPhillips, TM
    Bowers, S
    SIGMOD RECORD, 2005, 34 (03) : 12 - 17
  • [26] Complementing software pipelining with software thread integration
    So, W
    Dean, AG
    ACM SIGPLAN NOTICES, 2005, 40 (07) : 137 - 146
  • [27] Software pipelining for packet filters
    Yamashita, Yoshiyuki
    Tsuru, Masato
    HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2007, 4782 : 446 - +
  • [28] Software pipelining with path selection
    Nakanishi, Chikako
    Ando, Hideki
    Hara, Tetsuya
    Nakaya, Masao
    Systems and Computers in Japan, 1998, 29 (09) : 74 - 88
  • [29] Hardware/software partitioning and pipelining
    Bakshi, S
    Gajski, DD
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 713 - 716
  • [30] Aggressive loop pipelining for reconfigurable architectures
    Menotti, Ricardo
    Marques, Eduardo
    Cardoso, Joao M. P.
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 501 - +