Control mechanism for software pipelining on nested loop

被引:0
|
作者
Yu, T
Tang, ZZ
Zhang, CH
Luo, J
机构
关键词
VLIW; software pipelining; nested loop; dataflow; ILSP;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
ILSP (Interlaced inner and outer Loop Software Pipelining) is an efficient algorithm of optimizing operations in the nested loops. To ensure the ILSP has a good time efficiency and a good space efficiency, there must be an efficient nested control mechanism to support the algorithm. Our control mechanism is realized by hardware, it avoid to add many extra instructions and make the II(Initialization Interval) of each loop in the nested loop least. Cooperate with the compiler, our nested loop control mechanism can efficiently support the software pipelining of the nested loop, and can ensure the ILSP has a high speedup and a low space cost.
引用
收藏
页码:345 / 350
页数:6
相关论文
共 50 条
  • [1] Software Pipelining for Quantum Loop Programs
    Guo, Jingzhe
    Ying, Mingsheng
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2023, 49 (04) : 2815 - 2828
  • [2] Joint Affine Transformation and Loop Pipelining for Mapping Nested Loop on CGRAs
    Yin, Shouyi
    Liu, Dajiang
    Liu, Leibo
    Wei, Shaojun
    Guo, Yike
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 115 - 120
  • [3] RUMINATE METHOD-SOFTWARE PIPELINING ON NESTED LOOPS
    LEI WANG
    ZHIZHONGTANG and CHIHONG ZHANG(Dept. of Computer Science
    Wuhan University Journal of Natural Sciences, 1996, (Z1) : 430 - 436
  • [4] Loop pipelining in hardware-software partitioning
    Jeon, J
    Choi, K
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 361 - 366
  • [5] Software Pipelining in Nested Loops with Prolog-Epilog Merging
    Fellahi, Mohammed
    Cohen, Albert
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2009, 5409 : 80 - +
  • [6] Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures
    Yin, Shouyi
    Liu, Dajiang
    Peng, Yu
    Liu, Leibo
    Wei, Shaojun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (02) : 507 - 520
  • [7] Polyhedral-based Pipelining of Imperfectly-Nested Loop for CGRAs
    Liu, Dajiang
    Liu, Ting
    Mo, Xingyu
    Shang, Jiaxing
    Yin, Shouyi
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [8] Software pipelining of nested loops for real-time DSP applications
    Wang, J
    Su, BG
    PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3065 - 3068
  • [9] Software pipelining with minimal loop overhead on transport triggered architecture
    Jiang, Lei
    Zhu, Yongxin
    Wei, Yipeng
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2008, : 451 - 458
  • [10] Software pipelining
    ACM Comput Surv, 3 (367):