共 50 条
- [1] Design Space Exploration of FPGA Accelerators for Convolutional Neural Networks [J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1147 - 1152
- [2] ACCDSE: A Design Space Exploration Framework for Convolutional Neural Network Accelerator [J]. COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2017, 2018, 600 : 22 - 34
- [3] Design Space Exploration of FPGA-Based Deep Convolutional Neural Networks [J]. 2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 575 - 580
- [4] Design Space Exploration for Layer-parallel Execution of Convolutional Neural Networks on CGRAs [J]. PROCEEDINGS OF THE 23RD INTERNATIONAL WORKSHOP ON SOFTWARE AND COMPILERS FOR EMBEDDED SYSTEMS (SCOPES 2020), 2020, : 26 - 31
- [6] Towards Design Space Exploration and Optimization of Fast Algorithms for Convolutional Neural Networks (CNNs) on FPGAs [J]. 2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1106 - 1111
- [7] A Design Space Exploration Framework for Deployment of Resource-Constrained Deep Neural Networks [J]. REAL-TIME IMAGE PROCESSING AND DEEP LEARNING 2024, 2024, 13034
- [8] Lightweight Convolutional Neural Networks Framework for Really Small TinyML Devices [J]. SMART TECHNOLOGIES, SYSTEMS AND APPLICATIONS, SMARTTECH-IC 2021, 2022, 1532 : 3 - 16
- [10] A Design Space Exploration Methodology for Enabling Tensor Train Decomposition in Edge Devices [J]. EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2022, 2022, 13511 : 173 - 186