A 5.8 GHz linear power amplifier in a standard 90nm CMOS process using a 1V power supply

被引:26
|
作者
Haldi, Peter [1 ]
Chowdhury, Debopriyo [1 ]
Liu, Gang [1 ]
Niknejad, Ali M. [1 ]
机构
[1] Univ Calif Berkeley, Dept EECS, Berkeley Wireless Res Ctr, Berkeley, CA 94704 USA
关键词
power amplifiers; CMOS power amplifier; power combiners;
D O I
10.1109/RFIC.2007.380917
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully integrated 5.8 GHz Class AB linear power amplifier (PA) in a standard 90nm CMOS process using thin oxide transistors utilizes a novel on-chip transformer power combining network. The transformer combines the power of four push-pull stages with low insertion loss over the bandwidth of interest and is compatible with standard CMOS process without any additional analog or RF enhancements. With a 1 V power supply, the PA achieves 24.3dBm maximum output power at a peak drain efficiency of 27% and 20.5dBm output power at the I dB compression point.
引用
收藏
页码:431 / +
页数:2
相关论文
共 50 条
  • [1] A 5.8 GHz 1 V linear power amplifier using a novel on-chip transformer power combiner in standard 90 nm CMOS
    Haldi, Peter
    Chowdhury, Debopriyo
    Reynaert, Patrick
    Liu, Gang
    Niknejad, Ali M.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (05) : 1054 - 1063
  • [2] A 60 GHz power amplifier in 90nm CMOS technology
    Heydari, Babak
    Bohsali, Mounir
    Adabi, Ehsan
    Niknejad, Ali M.
    [J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 769 - 772
  • [3] 1.2-V 5.8-GHz 90nm CMOS RF Power Amplifier Parameter Enhancement Techniques
    dela Cruz, Sherlyn C.
    Roque, Christian Raymund K.
    Alarcon, Louis P.
    [J]. 2014 IEEE REGION 10 SYMPOSIUM, 2014, : 287 - 292
  • [4] A 69-81 GHz Power Amplifier Using 90nm CMOS Technology
    Tsai, Jeng-Han
    Chang, Ruei-An
    Lin, Ji-Yang
    [J]. 2014 IEEE 14TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2014, : 77 - 79
  • [5] A 34GHz/1V prescaler in 90nm CMOS SOI
    Sanduleanu, MAT
    Ionita, R
    Vladimirescu, A
    [J]. ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 109 - 112
  • [6] A 3-10 GHz Low Power, Low Noise Amplifier with 90nm, 1.2V standard CMOS Technology
    Reddy, M. Ramana
    Sharma, N. S. Murthy
    Sekhar, P. Chandra
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES, 2015,
  • [7] Analysis and design of a 1V charge sampling readout amplifier in 90nm CMOS for medical imaging
    Cenkeramaddi, Linga Reddy
    Ytterdal, Trond
    [J]. 2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 69 - +
  • [8] A Low Power, Area Efficient Limiting Amplifier in 90nm CMOS
    Tavernier, Filip
    Steyaert, Michiel
    [J]. 2009 PROCEEDINGS OF ESSCIRC, 2009, : 129 - 132
  • [9] Implementation of V-band Power Amplifier with High Linearity in 90nm CMOS Technology
    Hsu, Heng-Ming
    Chen, Meng-Syun
    Weng, Jun-Hong
    [J]. 2014 IEEE WIRELESS POWER TRANSFER CONFERENCE (WPTC), 2014, : 201 - 204
  • [10] A 50 to 70 GHz Power Amplifier Using 90 nm CMOS Technology
    Kuo, Jing-Lin
    Tsai, Zlio-Min
    Lin, Kun-You
    Wang, Huei
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (01) : 45 - 47