HALO: A Hierarchical Memory Access Locality Modeling Technique For Memory System Explorations

被引:5
|
作者
Panda, Reena [1 ]
John, Lizy K. [1 ]
机构
[1] Univ Texas Austin, Austin, TX 78712 USA
基金
美国国家科学基金会;
关键词
D O I
10.1145/3205289.3205323
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Growing complexity of applications pose new challenges to memory system design due to their data intensive nature, complex access patterns, larger footprints, etc. The slow nature of full-system simulators, challenges of simulators to run deep software stacks of many emerging workloads, proprietary nature of software, etc. pose challenges to fast and accurate microarchitectural explorations of future memory hierarchies. One technique to mitigate this problem is to create spatio-temporal models of access streams and use them to explore memory system trade-offs. However, existing memory stream models have weaknesses such as they only model temporal locality behavior or model spatio-temporal locality using global stride transitions, resulting in high storage/metadata overhead. In this paper, we propose HALO, a Hierarchical memory Access LOcality modeling technique that identifies patterns by isolating global memory references into localized streams and further zooming into each local stream capturing multi-granularity spatial locality patterns. HALO also models the interleaving degree between localized stream accesses leveraging coarse-grained reuse locality. We evaluate HALO's effectiveness in replicating original application performance using over 20K different memory system configurations and show that HALO achieves over 98.3%, 95.6%, 99.3% and 96% accuracy in replicating performance of prefetcher-enabled L1 & L2 caches, TLB and DRAM respectively. HALO outperforms the state-of-the-art memory cloning schemes, WEST and STM, while using similar to 39X less meta-data storage than STM.
引用
收藏
页码:118 / 128
页数:11
相关论文
共 50 条
  • [31] Load balancing and locality in hierarchical n-body algorithms on distributed memory architectures
    Baiardi, F
    Becuzzi, P
    Mori, P
    Paoli, M
    [J]. HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1998, 1401 : 284 - 293
  • [32] MODELING AND MEASUREMENT OF MEMORY ACCESS IN SIEMENS VP SUPERCOMPUTERS
    EWINGER, W
    HAAN, O
    HAUPENTHAL, E
    SIEMERS, C
    [J]. PARALLEL COMPUTING, 1989, 11 (03) : 361 - 365
  • [33] Improving data locality using dynamic page migration based on memory access histograms
    Tao, J
    Schulz, M
    Karl, W
    [J]. COMPUTATIONAL SCIENCE-ICCS 2002, PT II, PROCEEDINGS, 2002, 2330 : 933 - 942
  • [34] Increasing the locality of memory access patterns by low-overhead hardware address relocation
    Macii, A
    Macii, E
    Poncino, M
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 385 - 388
  • [35] A generalized Stefan model accounting for system memory and non-locality
    Garra, R.
    Falcini, F.
    Voller, V. R.
    Pagnini, G.
    [J]. INTERNATIONAL COMMUNICATIONS IN HEAT AND MASS TRANSFER, 2020, 114
  • [36] Sequence Modeling with Hierarchical Deep Generative Models with Dual Memory
    Zheng, Yanan
    Wen, Lijie
    Wang, Jianmin
    Yan, Jun
    Ji, Lei
    [J]. CIKM'17: PROCEEDINGS OF THE 2017 ACM CONFERENCE ON INFORMATION AND KNOWLEDGE MANAGEMENT, 2017, : 1369 - 1378
  • [37] Tornado: Maximizing locality and concurrency in a shared memory multiprocessor operating system
    Gamsa, B
    Krieger, O
    Appavoo, J
    Stumm, M
    [J]. USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), 1999, : 87 - 100
  • [38] Exploiting memory access patterns of programs for energy-efficient memory system techniques
    [J]. Zhang, T.-F. (tfzhang@mail.zjgsu.edu.cn), 1600, Chinese Academy of Sciences (25):
  • [39] A fault modeling technique to test memory BIST algorithms
    Venkatesh, R
    Kumar, S
    Philip, J
    Shukla, S
    [J]. PROCEEDING OF THE 2002 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2002, : 109 - 116
  • [40] A memory-layout oriented run-time technique for locality optimization on SMPs
    Yan, Y
    Zhang, XD
    Zhang, Z
    [J]. 1998 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING - PROCEEDINGS, 1998, : 189 - 196