HALO: A Hierarchical Memory Access Locality Modeling Technique For Memory System Explorations

被引:5
|
作者
Panda, Reena [1 ]
John, Lizy K. [1 ]
机构
[1] Univ Texas Austin, Austin, TX 78712 USA
基金
美国国家科学基金会;
关键词
D O I
10.1145/3205289.3205323
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Growing complexity of applications pose new challenges to memory system design due to their data intensive nature, complex access patterns, larger footprints, etc. The slow nature of full-system simulators, challenges of simulators to run deep software stacks of many emerging workloads, proprietary nature of software, etc. pose challenges to fast and accurate microarchitectural explorations of future memory hierarchies. One technique to mitigate this problem is to create spatio-temporal models of access streams and use them to explore memory system trade-offs. However, existing memory stream models have weaknesses such as they only model temporal locality behavior or model spatio-temporal locality using global stride transitions, resulting in high storage/metadata overhead. In this paper, we propose HALO, a Hierarchical memory Access LOcality modeling technique that identifies patterns by isolating global memory references into localized streams and further zooming into each local stream capturing multi-granularity spatial locality patterns. HALO also models the interleaving degree between localized stream accesses leveraging coarse-grained reuse locality. We evaluate HALO's effectiveness in replicating original application performance using over 20K different memory system configurations and show that HALO achieves over 98.3%, 95.6%, 99.3% and 96% accuracy in replicating performance of prefetcher-enabled L1 & L2 caches, TLB and DRAM respectively. HALO outperforms the state-of-the-art memory cloning schemes, WEST and STM, while using similar to 39X less meta-data storage than STM.
引用
收藏
页码:118 / 128
页数:11
相关论文
共 50 条
  • [1] Minimization of the Mean Access Time to the Hierarchical Memory System
    Yurchenko, Alexander
    Tupitsyn, Mykola
    Stepaneneko, Illiya
    [J]. 2012 2ND INTERNATIONAL CONFERENCE METHODS AND SYSTEMS OF NAVIGATION AND MOTION CONTROL (MSNMC), 2012, : 66 - 68
  • [2] Performance evaluation of modified hierarchical ring by exploiting link utilization and memory access locality
    Kwak, JW
    Jhon, CS
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT), VOLS 1 AND 2, 2005, : 82 - 87
  • [3] Exploiting Data Locality in Memory for ORAM to Reduce Memory Access Overheads
    Kuang, Jinxi
    Shen, Minghua
    Lu, Yutong
    Xiao, Nong
    [J]. PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 703 - 708
  • [4] Access region locality for high-bandwidth processor memory system design
    Cho, S
    Yew, PC
    Lee, G
    [J]. 32ND ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, (MICRO-32), PROCEEDINGS, 1999, : 136 - 146
  • [5] Neural Network Modeling and Organization of a Hierarchical Associative Memory System
    I. V. Stepanyan
    [J]. Journal of Machinery Manufacture and Reliability, 2021, 50 : 735 - 742
  • [6] Neural Network Modeling and Organization of a Hierarchical Associative Memory System
    Stepanyan, I., V
    [J]. JOURNAL OF MACHINERY MANUFACTURE AND RELIABILITY, 2021, 50 (08) : 735 - 742
  • [7] MEMORY ACCESS COALESCING - A TECHNIQUE FOR ELIMINATING REDUNDANT MEMORY ACCESSES
    DAVIDSON, JW
    JINTURKAR, S
    [J]. SIGPLAN NOTICES, 1994, 29 (06): : 186 - 195
  • [8] Hierarchical Multinomial Modeling Approaches An Application to Prospective Memory and Working Memory
    Arnold, Nina R.
    Bayen, Ute J.
    Smith, Rebekah E.
    [J]. EXPERIMENTAL PSYCHOLOGY, 2015, 62 (03) : 143 - 152
  • [9] Memory is a modeling system
    Aronowitz, Sara
    [J]. MIND & LANGUAGE, 2019, 34 (04) : 483 - 502
  • [10] Effective Memory Access Optimization by Memory Delay Modeling, Memory Allocation, and Buffer Allocation
    Khan, Sultan Daud
    Shin, Hyunchul
    [J]. 2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 153 - 156