Material and interface instabilities of high-κ MOS gate dielectric films

被引:0
|
作者
Wong, Hei [1 ]
Iwai, Hiroshi [2 ]
Kakushima, Kuniyuki [2 ]
机构
[1] City Univ Hong Kong, Dept Elect Engn, Tat Chee Ave, Kowloon, Hong Kong, Peoples R China
[2] Tokyo Inst Technol, Frontier Collaborat Res Ctr, Yokohama, Kanagawa 2268502, Japan
关键词
thermal stability; interface; high-kappa dielectrics;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is a general consensus that high-kappa dielectric films, transition metal oxides or rare earth oxides, have to be introduced for future generations of CMOS technology. However high-kappa gate dielectric materials are found to have many inherent reliability problems because of their fundamental material properties and the instable Si/high-k interface. Particularly, the thermal instability, the poor interface properties with silicon, interface silicate layers formation, high interface and oxide trap density, low breakdown field and low mobility have become major concerns on the reliabilty of the MOS device. This work highlights the issues related to the thermal instability of high-k materials. The instabilties associated with high-kappa dielectric/Si interfaces will be also discussed.
引用
收藏
页码:169 / +
页数:3
相关论文
共 50 条
  • [21] Effects of high-κ gate dielectric materials on metal and silicon gate workfunctions
    Yeo, YC
    Ranade, P
    King, TJ
    Hu, CM
    [J]. IEEE ELECTRON DEVICE LETTERS, 2002, 23 (06) : 342 - 344
  • [22] Transport and interface states in high-κ LaSiOx dielectric
    Gomeniuk, Y. Y.
    Gomeniuk, Y. V.
    Tyagulskii, I. P.
    Tyagulskii, S. I.
    Nazarov, A. N.
    Lysenko, V. S.
    Cherkaoui, K.
    Monaghan, S.
    Hurley, P. K.
    [J]. MICROELECTRONIC ENGINEERING, 2011, 88 (07) : 1342 - 1345
  • [23] Etching titanium nitride gate stacked on high-κ dielectric
    Gerharz, J. C.
    Padmaraju, K.
    Moers, J.
    Gruetzmacher, D.
    [J]. MICROELECTRONIC ENGINEERING, 2011, 88 (08) : 2541 - 2543
  • [24] Interface properties study on SiC MOS with high-k hafnium silicate gate dielectric
    Liang, Lin
    Li, Wei
    Li, Sichao
    Li, Xuefei
    Wu, Yanqing
    [J]. AIP ADVANCES, 2018, 8 (12):
  • [25] Plasma charging damage on MOS devices with gate insulator of high-dielectric constant material
    Tzeng, PJ
    Chang, YY
    Chang-Liao, KS
    [J]. IEEE ELECTRON DEVICE LETTERS, 2001, 22 (11) : 527 - 529
  • [26] Detection of border trap density and energy distribution along the gate dielectric bulk of high-κ gated MOS devices
    Lu, Chun-Yuan
    Chang-Liao, Kuei-Shu
    Lu, Chun-Chang
    Tsai, Ping-Hung
    Wang, Tien-Ko
    [J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (05) : 432 - 435
  • [27] Plasma charging effect on MOS devices with gate dielectrics using high dielectric constant material
    Tzeng, PJ
    Chang, YY
    Chang-Liao, KS
    [J]. 2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 49 - 52
  • [28] Effects of Interface Traps and Oxide Traps on Gate Capacitance of MOS Devices with Ultrathin (EOT ∼ 1 nm) High-κ Stacked Gate Dielectrics
    Sarwar, A. T. M. Golam
    Siddiqui, Mahmudur Rahman
    Siddique, Radwanul Hasan
    Khosru, Quazi Deen Mohd
    [J]. TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 999 - 1003
  • [29] Synthesis of Cerium Dioxide High-k Thin Films as a Gate Dielectric in MOS Capacitor
    Khairnar, Anil G.
    Mhaisagar, Y. S.
    Mahajan, A. M.
    [J]. JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2013, 5 (03)
  • [30] Gate-defined quantum devices realized on an InGaAs/InP heterostructure by incorporating a high-κ dielectric material
    Sun, Jie
    Larsson, Marcus
    Maximov, Ivan
    Xu, H. Q.
    [J]. 2009 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE, 2009, : 183 - 185