Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors

被引:3
|
作者
Zhou, Xiangrong [1 ]
Yu, Chenjie [1 ]
Dash, Alokika [1 ]
Petrov, Peter [1 ]
机构
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
关键词
desnig; experimentation; Cache coherence; embedded multiprocessors; snoop filtering; low-power embedded systems;
D O I
10.1145/1297666.1297682
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Maintaining local caches coherently in shared-memory multiprocessors results in significant power consumption. The customization methodology we propose exploits the fact that in embedded systems, important knowledge is available to the system designers regarding memory sharing between tasks. We demonstrate how the snoop-induced cache probings can be significantly reduced by identifying and exploiting in a deterministic way the shared memory regions between the processors. Snoop activity is enabled only for the accesses referring to known shared regions. The hardware support is not only cost efficient, but also software programmable, which allows for reprogrammability and customization across different tasks and applications.
引用
收藏
页数:25
相关论文
共 50 条
  • [21] Fault-Aware Application Scheduling in Low-Power Embedded Systems with Energy Harvesting
    Xiang, Yi
    Pasricha, Sudeep
    [J]. 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2014,
  • [22] Helia: Heterogeneous Interconnect for Low Resolution Cache Access in Snoop-based Chip Multiprocessors
    Shafiee, Ali
    Shahidi, Narges
    Baniasadi, Amirali
    [J]. 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 84 - 91
  • [23] A leakage-aware L2 cache management technique for producer-consumer sharing in low-power chip multiprocessors
    Kim, Hyunhee
    Kim, Jihong
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2011, 71 (12) : 1545 - 1557
  • [24] AUGMENTED FIFO CACHE REPLACEMENT POLICIES FOR LOW-POWER EMBEDDED PROCESSORS
    Cho, Sangyeun
    Al Moakar, Lory
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (06) : 1081 - 1092
  • [25] Custom instruction filter cache synthesis for low-power embedded systems
    Vivekanandarajah, K
    Srikanthan, T
    [J]. 16TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2005, : 151 - 157
  • [26] Real-time reconfigurable cache for low-power embedded systems
    Jheng, Geng-Cyuan
    Duh, Dyi-Rong
    Lai, Cheng-Nan
    [J]. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2010, 4 (3-4) : 235 - 247
  • [27] Application-Specific Shared Last-Level Cache Optimization for Low-Power Embedded Systems
    Zhao, Huatao
    Ye, Jiongyao
    Su, Xian
    Watanabe, Takahiro
    [J]. 2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [28] An Application-Aware Cache Replacement Policy for Last-Level Caches
    Warrier, Tripti S.
    Anupama, B.
    Mutyam, Madhu
    [J]. ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2013, 2013, 7767 : 207 - 219
  • [29] Application-Aware Lifetime Estimation of Power Devices
    Pop, Ciprian V.
    Burileanu, Corneliu
    Buzo, Andi
    Pelz, Georg
    [J]. 2017 22ND IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2017,
  • [30] Low-power 4-way associative cache for embedded SOC design
    Choi, H
    Yim, MK
    Lee, JY
    Yun, BW
    Lee, YT
    [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 231 - 235