Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors

被引:3
|
作者
Zhou, Xiangrong [1 ]
Yu, Chenjie [1 ]
Dash, Alokika [1 ]
Petrov, Peter [1 ]
机构
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
关键词
desnig; experimentation; Cache coherence; embedded multiprocessors; snoop filtering; low-power embedded systems;
D O I
10.1145/1297666.1297682
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Maintaining local caches coherently in shared-memory multiprocessors results in significant power consumption. The customization methodology we propose exploits the fact that in embedded systems, important knowledge is available to the system designers regarding memory sharing between tasks. We demonstrate how the snoop-induced cache probings can be significantly reduced by identifying and exploiting in a deterministic way the shared memory regions between the processors. Snoop activity is enabled only for the accesses referring to known shared regions. The hardware support is not only cost efficient, but also software programmable, which allows for reprogrammability and customization across different tasks and applications.
引用
收藏
页数:25
相关论文
共 50 条
  • [1] Heterogeneous Interconnect for Low-Power Snoop-Based Chip Multiprocessors
    Shahidi, Narges
    Shafiee, Ali
    Baniasadi, Amirali
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (05) : 624 - 635
  • [2] Application-Aware Scheduling of Networked Applications over the Low-Power Wireless Bus
    Wardega, Kacper
    Li, Wenchao
    [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 222 - 227
  • [3] A Low-Power and High-efficiency Cache Design for Embedded Bus-based Symmetric Multiprocessors
    Rao, Xiantuo
    Wang, Teng
    Wang, Xin'an
    Wang, Yinhui
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [4] A low-power cache system for embedded processors
    Park, GH
    Lee, KW
    Lee, JS
    Han, TD
    Kim, SD
    [J]. PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 316 - 319
  • [5] Dynamically reconfigurable cache for low-power embedded system
    Chen, Liming
    Zou, Xuecheng
    Lei, Jianming
    Liu, Zhenglin
    [J]. ICNC 2007: THIRD INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 5, PROCEEDINGS, 2007, : 180 - +
  • [6] Instruction cache organisation for embedded low-power processors
    Jung, CW
    Kim, J
    [J]. ELECTRONICS LETTERS, 2001, 37 (09) : 554 - 555
  • [7] Low-Power Snoop Architecture for Synchronized Producer-Consumer Embedded Multiprocessing
    Yu, Chenjie
    Petrov, Peter
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) : 1362 - 1366
  • [8] <bold>Energy-Efficient Cache Coherence for </bold>Embedded Multi-Processor Systems through Application-Driven Snoop Filtering
    Dash, Alokika
    Petrov, Peter
    [J]. DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 79 - +
  • [9] Energy aware cache coherence protocol for chip-multiprocessors
    Ahmed, Rana Ejaz
    [J]. 2006 Canadian Conference on Electrical and Computer Engineering, Vols 1-5, 2006, : 1366 - 1369
  • [10] TLB and snoop energy-reduction using virtual caches in low-power chip-multiprocessors
    Ekman, M
    Dahlgren, F
    Stenström, P
    [J]. ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 243 - 246