共 50 条
- [2] Application-Aware Scheduling of Networked Applications over the Low-Power Wireless Bus [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 222 - 227
- [3] A Low-Power and High-efficiency Cache Design for Embedded Bus-based Symmetric Multiprocessors [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [4] A low-power cache system for embedded processors [J]. PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 316 - 319
- [5] Dynamically reconfigurable cache for low-power embedded system [J]. ICNC 2007: THIRD INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 5, PROCEEDINGS, 2007, : 180 - +
- [8] <bold>Energy-Efficient Cache Coherence for </bold>Embedded Multi-Processor Systems through Application-Driven Snoop Filtering [J]. DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 79 - +
- [9] Energy aware cache coherence protocol for chip-multiprocessors [J]. 2006 Canadian Conference on Electrical and Computer Engineering, Vols 1-5, 2006, : 1366 - 1369
- [10] TLB and snoop energy-reduction using virtual caches in low-power chip-multiprocessors [J]. ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 243 - 246