共 50 条
- [21] Fine keyed alignment and bonding for wafer-level 3D ICs MATERIALS, TECHNOLOGY AND RELIABILITY OF LOW-K DIELECTRICS AND COPPER INTERCONNECTS, 2006, 914 : 433 - +
- [22] A Study on Wafer-Level 3D Integration Including Wafer Bonding using Low-k Polymeric Adhesive KOREAN CHEMICAL ENGINEERING RESEARCH, 2007, 45 (05): : 466 - 472
- [23] Adhesion Properties of Electroplating Process Between Polyimide and Metal Layer for Polymer/Metal Hybrid Bonding IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (01): : 168 - 175
- [24] Bonding Technologies for Chip Level and Wafer Level 3D integration 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 647 - 654
- [25] Low Temperature Hybrid Wafer Bonding for 3D Integration 2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2013,
- [27] Structural Design, Process, and Reliability of a Wafer-Level 3D Integration Scheme with Cu TSVs Based on Micro-bump/Adhesive Hybrid Wafer Bonding 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1 - 7
- [30] The Influence of Device Morphology on Wafer-Level Bonding with Polymer-Coated Layer 2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,