Optimisation of a 4H-SiC enhancement mode power JFET

被引：0

作者：

Horsfall, AB ^{[1
]}

Johnson, CM ^{[1
]}

Wright, NG ^{[1
]}

O'Neill, AG ^{[1
]}

机构：

[1] Univ Newcastle, Sch Elect Elect & Comp Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England

来源：

SILICON CARBIDE AND RELATED MATERIALS - 2002 | 2002年 / 433-4卷

关键词：

enhancement mode; junction field effect transistors; optimisation; TCAD simulation;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An optimised enhancement mode JFET structure determined by TCAD simulation is presented. The device has been simulated using Medici TCAD software for fabrication in 4H-SiC. Investigations of critical device parameters have been studied allowing for the proposed optimal structure. The forward current and forward blocking voltage are optimised simultaneously by examining the variation of the device switching power, defined in this context as the product of the forward blocking voltage and the forward current density, as a function of the channel width and trench depth. Channel width is shown to have the most dramatic effect on the device performance for this structure. The optimised structure has a blocking voltage of 650V for zero bias gate voltage with a 250 A cm(-2) forward current, at a gate voltage of 2.5V.

引用

页码：777 / 780

页数：4

共 50 条

[1] Optimisation of a 4H-SiC enhancement mode power JFET for high temperature operation
Bhatnagar, P
Horsfall, AB
Wright, NG
Johnson, CM
Vassilevski, KV
O'Neill, AG
SOLID-STATE ELECTRONICS, 2005, 49 (03) : 453 - 458
[2] Vertical power JFET in 4H-SiC with an implanted and trenched gate
Zhao, JH
Li, X
Alexandrov, P
Pan, M
Weiner, M
Burke, T
Khalil, G
2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 235 - 238
[3] Optically Triggered Power Switch Based on 4H-SiC Vertical JFET
Alexandrov, Petre
Li, Xueqing
Zhao, Jian H.
SILICON CARBIDE AND RELATED MATERIALS 2010, 2011, 679-680 : 625 - +
[4] A 4H-SiC JFET with a monolithically integrated temperature sensor
Monaghan F.
Martinez A.
Evans J.
Fisher C.
Jennings M.
Power Electron. Devices Compon.,
[5] A 4h-Sic Jfet with a Monolithically Integrated Temperature Sensor
Centre of Integrative Semiconductor Materials, Swansea University, SA1 8EN, United Kingdom
[6] Power Factor Correction using an Enhancement-mode SiC JFET
Kelley, R. L.
Mazzola, M.
Morrison, S.
Draper, W.
Sankin, I.
Sheridan, D.
Casady, J.
2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, : 4766 - +
[7] Optimisation of 4H-SiC Enhancement Mode JFETs for High Performance and Energy Efficient Digital Logic in Extreme Environments
Habib, Hassan
Wright, Nicholas
Horsfall, Alton
MATERIALS SCIENCE AND ENGINEERING APPLICATION II, 2012, 413 : 391 - 398
[8] Cell geometry optimisation of 4H-SiC power UMOSFETs by electrothermal simulation
Wright, NG
Johnson, CM
O'Neill, AG
SOLID-STATE ELECTRONICS, 1999, 43 (03) : 515 - 520
[9] Optimisation of a power 4H-SiC SIT device for RF heating applications
Ortolland, S
Johnson, CM
Wright, NG
Morrison, DJ
O'Neill, AG
MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 1999, 61-2 : 411 - 414
[10] A comprehensive analysis of breakdown mechanisms in 4H-SiC MOSFET and JFET
Mihaila, A
Udrea, F
Amaratunga, G
Brezeanu, G
2000 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, CAS 2000 PROCEEDINGS, 2000, : 185 - 188

← 1 2 3 4 5 →