PULP: A Ultra-Low Power Parallel Accelerator for Energy-Efficient and Flexible Embedded Vision

被引:47
|
作者
Conti, Francesco [1 ]
Rossi, Davide [1 ]
Pullini, Antonio [2 ]
Loi, Igor [1 ]
Benini, Luca [1 ,2 ]
机构
[1] Univ Bologna, Dept Elect Elect & Informat Engn, Bologna, Italy
[2] Swiss Fed Inst Technol, Integrated Syst Lab, Zurich, Switzerland
关键词
Ultra-Low Power; Embedded vision; Convolutional Neural Network; Optical flow; Motion estimation; FD-SOI; Multi-core; OpenRISC; MOTION ESTIMATION; ARCHITECTURE; PROCESSOR; EXPLORATION; MULTIMEDIA; CLUSTER; ENGINE; CORE; CMOS;
D O I
10.1007/s11265-015-1070-9
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Novel pervasive devices such as smart surveillance cameras and autonomous micro-UAVs could greatly benefit from the availability of a computing device supporting embedded computer vision at a very low power budget. To this end, we propose PULP (Parallel processing Ultra-Low Power platform), an architecture built on clusters of tightly-coupled OpenRISC ISA cores, with advanced techniques for fast performance and energy scalability that exploit the capabilities of the STMicroelectronics UTBB FD-SOI 28nm technology. We show that PULP performance can be scaled over a 1x-354x range, with a peak theoretical energy efficiency of 211 GOPS/W. We present performance results for several demanding kernels from the image processing and vision domain, with post-layout power modeling: a motion detection application that can run at an efficiency up to 192 GOPS/W (90 % of the theoretical peak); a ConvNet-based detector for smart surveillance that can be switched between 0.7 and 27fps operating modes, scaling energy consumption per frame between 1.2 and 12mJ on a 320 x240 image; and FAST + Lucas-Kanade optical flow on a 128 x128 image at the ultra-low energy budget of 14 mu J per frame at 60fps.
引用
收藏
页码:339 / 354
页数:16
相关论文
共 50 条
  • [21] Architecture Exploration for Energy-Efficient Embedded Vision Applications: From General Purpose Processor to Domain Specific Accelerator
    Malik, Maria
    Farahmand, Farnoud
    Otto, Paul
    Akhlaghi, Nima
    Mohsenin, Tinoosh
    Sikdar, Siddhartha
    Homayoun, Houman
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 559 - 564
  • [22] Embedded Frame Compression for Energy-Efficient Computer Vision Systems
    Guo, Li
    Zhou, Dajiang
    Zhou, Jinjia
    Kimura, Shinji
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [23] Floating Point CGRA based Ultra-Low Power DSP Accelerator
    Rohit Prasad
    Satyajit Das
    Kevin J. M. Martin
    Philippe Coussy
    Journal of Signal Processing Systems, 2021, 93 : 1159 - 1171
  • [24] Embedded memory options for ultra-low power IoT devices
    Mohammad, Khader
    Tekeste, Temesghen
    Mohammad, Baker
    Saleh, Hani
    Qurran, Mahran
    MICROELECTRONICS JOURNAL, 2019, 93
  • [25] Floating Point CGRA based Ultra-Low Power DSP Accelerator
    Prasad, Rohit
    Das, Satyajit
    Martin, Kevin J. M.
    Coussy, Philippe
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2021, 93 (10): : 1159 - 1171
  • [26] Energy-Efficient, Secure, and Spectrum-Aware Ultra-Low Power Internet-of-Things System Infrastructure for Precision Agriculture
    Mittal, Ankit
    Xu, Ziyue
    Shrivastava, Aatmesh
    IEEE Transactions on AgriFood Electronics, 2024, 2 (02): : 198 - 208
  • [27] Enabling the Heterogeneous Accelerator Model on Ultra-Low Power Microcontroller Platforms
    Conti, Francesco
    Palossi, Daniele
    Marongiu, Andrea
    Rossi, Davide
    Benini, Luca
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1201 - 1206
  • [28] Memory-efficient Edge-based Non-Neural Face Recognition Algorithm on the Parallel Ultra-Low Power (PULP) Cluster
    Nagar, Mitul Sudhirkumar
    Maiti, Sayantan
    Kumar, Rahul
    Mewada, Hiren
    Engineer, Pinalkumar
    2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 347 - 353
  • [29] PhotonNTT: Energy-efficient Parallel Photonic Number Theoretic Transform Accelerator
    Li, Xianbin
    Liu, Jiaqi
    Zhang, Yuying
    Liu, Yinyi
    Zhang, Jiaxu
    Li, Chengeng
    Chen, Shixi
    Fu, Yuxiang
    Tian, Fengshi
    Zhang, Wei
    Xu, Jiang
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [30] GCNAX: A Flexible and Energy-efficient Accelerator for Graph Convolutional Neural Networks
    Li, Jiajun
    Louri, Ahmed
    Karanth, Avinash
    Bunescu, Razvan
    2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021), 2021, : 775 - 788