VLSI architecture of centroid tracking algorithms for video tracker

被引：2
|
作者：
Singh, M [1 ]
Chauhan, BS [1 ]
Sharma, NK [1 ]
机构：
[1] Instruments Res & Dev Estab, Dehra Dun 248008, India
来源：
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年
关键词：
D O I：
10.1109/ICVD.2004.1261006
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Selection of tracking algorithm is a critical aspect related to performance of video tracker. With the advancement in reconfigurable technology such as F-PGAs it is possible to analyse algorithms on hardware platform for real time implementation. A centroid based tracker has been developed using standard CCIR-B video from either CCD or IR camera. In the present work scheme for implementation of centroid tracker and VLSI architecture for various types of centroid based tracking algorithms has been analyzed. Xilinx FPGA has been used as a target device for performance evaluation of various centroid tracking algorithms and comparison of resource & timing requirements associated with these algorithms have been done.
引用
收藏
页码：697 / 700
页数：4
相关论文
共 50 条
  • [21] High-performance VLSI architecture for video processing
    Navarro, H
    Montiel-Nelson, JA
    Sosa, J
    García, JC
    Sarmiento, R
    Nooshabadi, S
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 175 - 186
  • [22] Two-dimensional common-centroid stack generation algorithms for analog VLSI
    Liu, R
    Dong, SQ
    Hong, XL
    Long, D
    Gu, J
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 128 - 131
  • [23] Low power VLSI prototype for motion tracking architecture
    Badawy, W
    Bayoumi, M
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 243 - 247
  • [24] Algorithms for a class of distributed architecture tracking
    Pao, LY
    Kalandros, M
    PROCEEDINGS OF THE 1997 AMERICAN CONTROL CONFERENCE, VOLS 1-6, 1997, : 1434 - 1438
  • [25] Dynamic counting method of cotton rows in video based on centroid tracking
    Liang X.
    Chen B.
    Li M.
    Wei C.
    Yang Y.
    Wang J.
    Feng J.
    Nongye Gongcheng Xuebao/Transactions of the Chinese Society of Agricultural Engineering, 2019, 35 (02): : 175 - 182
  • [26] VLSI architecture and design for high performance adaptive video scaling
    Raghupathy, A
    Hsu, P
    Liu, KJR
    Chandrachoodan, N
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 406 - 409
  • [27] A VLSI architecture for variable block size video motion estimation
    Yap, SY
    McCanny, JV
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2004, 51 (07) : 384 - 389
  • [28] VLSI architecture for real-time fractal video encoding
    He, ZL
    Liou, ML
    Fu, KW
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 738 - 741
  • [29] VLSI architecture for a low-power video codec system
    Chimienti, A
    Fanucci, L
    Locatelli, R
    Saponara, S
    MICROELECTRONICS JOURNAL, 2002, 33 (5-6): : 417 - 427
  • [30] An Efficient VLSI Architecture and Implementation of Motion Compensation for Video Decoder
    Cao, Chao
    Yu, Li-zhen
    Zhang, Yanjun
    COMMUNICATIONS AND INFORMATION PROCESSING, PT 2, 2012, 289 : 556 - +
12345