A Design Procedure for Sizing Comparators in Active Rectifiers using gm/ID Technique

被引：3
|
作者：
Ballo, Andrea [1 ]
Grasso, Alfio Dario [1 ]
Privitera, Marco [1 ]
机构：
[1] Univ Catania, Dept Elect Elect & Comp Sci Engn DIEEI, Viale Andrea Doria 6, I-95125 Catania, Italy
来源：
2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022) | 2022年
关键词：
Active Rectifiers; Common-Gate Comparators; Energy Harvesting; g(m)/I-D; PCE; CMOS; METHODOLOGY; CIRCUIT;
D O I：
10.1109/SBCCI55532.2022.9893249
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper introduces a design strategy for common-gate comparators, as the widely implemented comparators in active rectification systems. The method is based on the g(m)/I-D technique and it embraces both the power conversion efficiency of the whole system and large signal performance parameters, such as the slew-rate. As an example, the proposed strategy has been adopted to design the comparator in a power management integrated circuit for energy harvesting in fully battery-less implantable medical devices. The overall performances of the rectifier are shown, giving out a post-layout power conversion efficiency higher than 92.5%.
引用
收藏
页数：6
相关论文
共 50 条
  • [21] Distributed Amplifier Design for UWB positioning systems using the gm over id methodology
    Piccinni, G.
    Avitabile, G.
    Coviello, G.
    Talarico, C.
    2016 13TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2016,
  • [22] UWB distributed amplifier design using lookup tables and gm over ID methodology
    Giovanni Piccinni
    Gianfranco Avitabile
    Claudio Talarico
    Giuseppe Coviello
    Analog Integrated Circuits and Signal Processing, 2017, 90 : 615 - 624
  • [23] A design approach for class-AB operational amplifier using the gm/ID methodology
    Chen Chen
    Jinxing Cheng
    Hongyi Wang
    Youyou Fan
    Kaikai Wu
    Tao Tao
    Qingbo Wang
    Ai Yu
    Weiwei Wen
    Youpeng Wu
    Yue Zhang
    Analog Integrated Circuits and Signal Processing, 2024, 119 : 43 - 55
  • [24] Systematic approach for IG-FinFET amplifier design using gm/Id method
    Hassanzadeh, Alireza
    Hadidi, Sajad
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 109 (02) : 379 - 385
  • [25] A design approach for class-AB operational amplifier using the gm/ID methodology
    Chen, Chen
    Cheng, Jinxing
    Wang, Hongyi
    Fan, Youyou
    Wu, Kaikai
    Tao, Tao
    Wang, Qingbo
    Yu, Ai
    Wen, Weiwei
    Wu, Youpeng
    Zhang, Yue
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 119 (01) : 43 - 55
  • [26] Design framework for inverter cascode transimpedance amplifier using Gm/ID based PSO applying design equations
    Elbadry, Motaz M.
    Makkey, Mostafa Y.
    Atef, Mohamed
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 142
  • [27] Optimised design of an organic thin-film transistor amplifier using the gm/ID methodology
    Picos, R.
    Garcia-Moreno, E.
    Roca, M.
    Iniguez, B.
    Estrada, M.
    Cerdeira, A.
    IET CIRCUITS DEVICES & SYSTEMS, 2012, 6 (02) : 136 - 140
  • [28] TFET-Based Circuit Design Using the Transconductance Generation Efficiency gm/Id Method
    Barboni, Leonardo
    Siniscalchi, Mariana
    Sensale-Rodriguez, Berardi
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03): : 214 - 222
  • [29] Design of Low-Power Highly Accurate CMOS Potentiostat Using the gm/ID Methodology
    Zhang, Yaohua
    Ma, Daryl
    Carrara, Sandro
    Georgiou, Pantelis
    2021 IEEE INTERNATIONAL SYMPOSIUM ON MEDICAL MEASUREMENTS AND APPLICATIONS (IEEE MEMEA 2021), 2021,
  • [30] An evolutionary-based design methodology for performance enhancement of a folded-cascode OTA using symbiotic organisms search algorithm and gm/ID technique
    Madhusmita Panda
    Santosh Kumar Patnaik
    Ashis Kumar Mal
    Sumalya Ghosh
    Analog Integrated Circuits and Signal Processing, 2020, 105 : 215 - 227
12345