Fully parallel implementation of spiking neural networks on FPGA

被引:0
|
作者
Bako, L. [1 ]
Brassai, S. T. [1 ]
Szekely, I. [1 ]
机构
[1] Sapientia Hungarian Univ Transylvania, Targu Mures, Romania
关键词
neuromorphic neural networks; spiking neurons; simulation; hardware implementation; FPGA;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Neurobiological research has lead to the birth of third generation (neuromorphic) artificial neural networks. One of these models is based on the natural "spiking" neural behavior, which creates the basis of our research. Following the developed mathematical "pulse reactive" model, a novel FPGA built hardware spiking neuron is introduced along with a network of these new model neurons. The modular neuron structure, acquired signals and a process control application are given.
引用
收藏
页码:135 / 142
页数:8
相关论文
共 50 条
  • [41] Optimizing Fully Spectral Convolutional Neural Networks on FPGA
    Liu, Shuanglong
    Luk, Wayne
    [J]. 2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020), 2020, : 39 - 47
  • [42] Key Issues of FPGA Implementation of Neural Networks
    Hu, Hua
    Huang, Jing
    Xing, Jianguo
    Wang, Wenlong
    [J]. 2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL III, PROCEEDINGS, 2008, : 259 - 263
  • [43] Efficient Implementation of Convolutional Neural Networks on FPGA
    Hadnagy, A.
    Feher, B.
    Kovacshazy, T.
    [J]. 2018 19TH INTERNATIONAL CARPATHIAN CONTROL CONFERENCE (ICCC), 2018, : 359 - 364
  • [44] FPGA Implementation of Radio Frequency Neural Networks
    Bhatia, Amit
    Robinson, Josh
    Carmack, Joseph
    Kuzdeba, Scott
    [J]. 2022 IEEE 12TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2022, : 613 - 618
  • [45] Customizing Neural Networks for Efficient FPGA Implementation
    Samragh, Mohammad
    Ghasemzadeh, Mohammad
    Koushanfar, Farinaz
    [J]. 2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 85 - 92
  • [46] FPGA Implementation and Acceleration of Convolutional Neural Networks
    Pisharody, Jayanth N.
    Pranav, K. B.
    Ranjitha, M.
    Rajeshwari, B.
    [J]. 2021 6TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2021,
  • [47] Noise Convolutional Neural Networks and FPGA Implementation
    Munakala, Atsuki
    Nakahara, IIiroki
    Sato, Shimpei
    [J]. 2019 IEEE 49TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2019, : 85 - 90
  • [48] Parallel implementation of RBF neural networks
    [J]. Lect Notes Comput Sci, (243):
  • [49] Efficient Neuron Architecture for FPGA-based Spiking Neural Networks
    Wan, Lei
    Luo, Yuling
    Song, Shuxiang
    Harkin, Jim
    Liu, Junxiu
    [J]. 2016 27TH IRISH SIGNALS AND SYSTEMS CONFERENCE (ISSC), 2016,
  • [50] An FPGA design framework for large-scale spiking neural networks
    Wang, Runchun
    Hamilton, Tara Julia
    Tapson, Jonathan
    van Schaik, Andre
    [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 457 - 460