共 50 条
- [21] Accelerating Database Workloads by Software-Hardware-System Co-design [J]. 2016 32ND IEEE INTERNATIONAL CONFERENCE ON DATA ENGINEERING (ICDE), 2016, : 1428 - 1431
- [22] Video processor design using hardware and software co-design strategy [J]. Zhejiang Daxue Xuebao (Gongxue Ban), 2006, 7 (1117-1122):
- [23] Software-Hardware Co-design for Video Coding Acceleration [J]. 2012 44TH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY (SSST), 2012, : 57 - 60
- [26] On the design flow of a hardware/software platform for MPEG-4 part 9 reference hardware model [J]. ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS, 2004, : 399 - 402
- [27] Parallel algorithm implementation of MPEG-4 video decoder on DSP [J]. NEURAL NETWORK AND DISTRIBUTED PROCESSING, 2001, 4555 : 148 - 153
- [28] A real-time realization of MPEG-4 video decoder [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 222 - 225
- [29] Cost-efficient C-level design of an MPEG-4 video decoder [J]. INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 233 - 242