Accelerating a MPEG-4 video decoder through custom software/hardware co-design

被引:0
|
作者
Diaz, Jorge L. [1 ]
Barreto, Dacil [1 ]
Garcia, Luz [1 ]
Marrero, Gustavo [1 ]
Carballo, Pedro P. [1 ]
Nunez, Antonio [1 ]
机构
[1] Univ Las Palmas Gran Canaria, IUMA, Inst Appl Microelect, Las Palmas Gran Canaria 35017, Spain
来源
关键词
MPEG-4 video decoder; CASSE; motion compensation; IDCT; software/hardware co-design; hardware coprocessors; verification; integration; FPGA;
D O I
10.1117/12.722068
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present a novel methodology to accelerate an MPEG-4 video decoder using software/hardware co-design for wireless DAB/DMB networks. Software support includes the services provided by the embedded kernel mu C/OS-II, and the application tasks mapped to software. Hardware support includes several custom co-processors and a communication architecture with bridges to the main system bus and with a dual port SRAM. Synchronization among tasks is achieved at two levels, by a hardware protocol and by kernel level scheduling services. Our reference application is an MPEG-4 video decoder composed of several software functions and written using a special C++ library named CASSE. Profiling and space exploration techniques were used previously over the Advanced Simple Profile (ASP) MPEG-4 decoder to determinate the best HW/SW partition developed here. This research is part of the ARTEMI project and its main goal is the establishment of methodologies for the design of real-time complex digital systems using Programmable Logic Devices with embedded microprocessors as target technology and the design of multimedia systems for broadcasting networks as reference application.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] A Processor for MPEG decoder SOC: A software/hardware co-design approach
    Yu, GJ
    Yao, QD
    Liu, P
    Jiang, ZD
    Li, FP
    [J]. IMAGE AND VIDEO COMMUNICATIONS AND PROCESSING 2005, PTS 1 AND 2, 2005, 5685 : 742 - 752
  • [2] A hardware/software co-design case study on MPEG AAC audio decoder
    Tsai, Tsung-Han
    Liu, Chun-Nan
    [J]. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2005, 1 (1-2) : 125 - 133
  • [3] Restructuring a software based MPEG-4 video decoder for short latency hardware acceleration
    Boutellier, Jani
    Silven, Olli
    Erdelyi, Tamas
    [J]. MULTIMEDIA ON MOBILE DEVICES 2007, 2007, 6507
  • [4] Hardware/Software Co-design for Viterbi Decoder
    Li, Ming
    Wen, Tao
    [J]. 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 375 - 378
  • [5] Accelerating SuperBE with Hardware/Software Co-Design
    Chen, Andrew Tzer-Yeu
    Gupta, Rohaan
    Borzenko, Anton
    Wang, Kevin I-Kai
    Biglari-Abhari, Morteza
    [J]. JOURNAL OF IMAGING, 2018, 4 (10):
  • [6] Hardware Software Co-design for CABAC Entropy Decoder
    Jain, Varun
    Ingle, Manisha
    [J]. 2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 3, 2015, : 330 - 334
  • [7] MPEG-4 video decoder optimization
    Casalino, F
    Di Cagno, G
    Luca, R
    [J]. IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS, PROCEEDINGS VOL 1, 1999, : 363 - 368
  • [8] MPEG-4 video decoder optimization
    CSELT Centro Studi e Laboratori, Telecomunicazioni S.p.A, Torino, Italy
    [J]. Int Conf Multimedia Comput Syst Proc, (363-368):
  • [9] Hardware-software implementation of MPEG-4 video codec
    Kim, SM
    Park, JH
    Park, SM
    Koo, BT
    Shin, KS
    Suh, KB
    Kim, IK
    Eum, NW
    Kim, KS
    [J]. ETRI JOURNAL, 2003, 25 (06) : 489 - 502
  • [10] A software-hardware co-implementation of MPEG-4 Advanced Video Coding (AVC) decoder with block level pipelining
    Wang, SH
    Peng, WH
    He, YW
    Lin, GY
    Lin, CY
    Chang, SC
    Wang, CN
    Chiang, T
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 41 (01): : 93 - 110