Exact and efficient verification of parameterized cache coherence protocols

被引:0
|
作者
Emerson, EA [1 ]
Kahlon, V
机构
[1] Univ Texas, Dept Comp Sci, Austin, TX 78712 USA
[2] Univ Texas, Comp Engn Res Ctr, Austin, TX 78712 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose new, tractably (in some cases provably) efficient algorithmic methods for exact (sound and complete) parameterized reasoning about cache coherence protocols. For reasoning about general snoopy cache protocols, we introduce the guarded broadcast protocols model and show how an abstract history graph construction can be used to reason about safety properties for this framework. Although the worst case size of the abstract history graph can be exponential in the size of the transition diagram of the given protocol, the actual size is small for standard cache protocols as is evidenced by our experimental results. The framework can handle all 8 of the cache protocols in [19] as well as their split-transaction versions. We next identify a framework called initialized broadcast protocols suitable for reasoning about invalidation-based snoopy cache protocols and show how to reduce reasoning about such systems with an arbitrary number of caches to a system with at most 7 caches. This yields a provably polynomial time algorithm for the parameterized verification of invalidation based snoopy protocols. Our results apply to both safety and liveness properties. Finally, we present a methodology for reducing parameterized reasoning about directory based protocols to snoopy protocols, thus leveraging techniques developed for verifying snoopy protocols to directory based ones, which are typically are much harder to reason about. We demonstrate by reducing reasoning about a directory based protocol suggested by German [17] to the ESI snoopy protocol, a modification of the MSI snoopy protocol.
引用
收藏
页码:247 / 262
页数:16
相关论文
共 50 条
  • [41] Transformational verification of parameterized protocols using array formulas
    Pettorossi, Alberto
    Proietti, Maurizio
    Senni, Valerio
    [J]. LOGIC BASED PROGRAM SYNTHESIS AND TRANSFORMATION, 2006, 3901 : 23 - 43
  • [42] Thread Progress Aware Coherence Adaption for Hybrid Cache Coherence Protocols
    Li, Jianhua
    Shi, Liang
    Li, Qing'an
    Xue, Chun Jason
    Xu, Yinlong
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2014, 25 (10) : 2697 - 2707
  • [43] Checking Cache-Coherence Protocols with TLA+
    Rajeev Joshi
    Leslie Lamport
    John Matthews
    Serdar Tasiran
    Mark Tuttle
    Yuan Yu
    [J]. Formal Methods in System Design, 2003, 22 : 125 - 131
  • [44] Model checking data consistency for cache coherence protocols
    Pan, Hong
    Lin, Hui-Min
    Lv, Yi
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2006, 21 (05) : 765 - 775
  • [45] Cache Coherence Protocols in Shared-Memory Multiprocessors
    Lian, Xiuzhen
    Ning, Xiaoxi
    Xie, Mingren
    Yu, Farong
    [J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING, 2015, 17 : 286 - 289
  • [46] Model Checking TileLink Cache Coherence Protocols By Murphi
    Li, Zimin
    Li, Yongjian
    Wang, Kaifan
    Ma, Kun
    Yu, Shizhen
    [J]. 2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2023, : 30 - 37
  • [47] Model Checking Data Consistency for Cache Coherence Protocols
    Hong Pan
    Hui-Min Lin
    Yi Lv
    [J]. Journal of Computer Science and Technology, 2006, 21 : 765 - 775
  • [48] HeteroGen: Automatic Synthesis of Heterogeneous Cache Coherence Protocols
    Oswald, Nicolai
    Nagarajan, Vijay
    Sorin, Daniel J.
    Gavrielatos, Vasilis
    Olausson, Theo X.
    Carr, Reece
    [J]. IEEE MICRO, 2023, 43 (04) : 62 - 70
  • [49] Checking cache-coherence protocols with TLA+
    Joshi, R
    Lamport, L
    Matthews, J
    Tasiran, S
    Tuttle, M
    Yu, Y
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2003, 22 (02) : 125 - 131
  • [50] Simulation based Performance Study of Cache Coherence Protocols
    Mallya, Neethu Bal
    Patil, Geeta
    Raveendran, Biju
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS, 2015, : 125 - 130