A Comparison of FPGA and GPGPU Designs for Bayesian Occupancy Filters

被引:3
|
作者
Medina, Luis [1 ]
Diez-Ochoa, Miguel [2 ]
Correal, Raul [2 ]
Cuenca-Asensi, Sergio [1 ]
Serrano, Alejandro [1 ]
Godoy, Jorge [3 ]
Martinez-Alvarez, Antonio [1 ]
Villagra, Jorge [3 ]
机构
[1] Univ Alicante, Univ Inst Comp Res, San Vicente Del Raspeig 03690, Spain
[2] Ixion Ind & Aerosp SL, Julian Camarilo 21B, Madrid 28037, Spain
[3] Ctr Automat & Robot UPM CSIC, Arganda Del Rey 28500, Spain
来源
SENSORS | 2017年 / 17卷 / 11期
关键词
Bayesian occupancy filter; FPGA; GPGPU; embedded system; ADAS; DRIVER ASSISTANCE; VEHICLE DETECTION; TRACKING; ROAD; GRIDS;
D O I
10.3390/s17112599
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Grid-based perception techniques in the automotive sector based on fusing information from different sensors and their robust perceptions of the environment are proliferating in the industry. However, one of the main drawbacks of these techniques is the traditionally prohibitive, high computing performance that is required for embedded automotive systems. In this work, the capabilities of new computing architectures that embed these algorithms are assessed in a real car. The paper compares two ad hoc optimized designs of the Bayesian Occupancy Filter; one for General Purpose Graphics Processing Unit (GPGPU) and the other for Field-Programmable Gate Array (FPGA). The resulting implementations are compared in terms of development effort, accuracy and performance, using datasets from a realistic simulator and from a real automated vehicle.
引用
收藏
页数:24
相关论文
共 50 条
  • [41] A comparison of pipelined RAG-n and DA FPGA-based multiplierless filters
    Meyer-Baese, Uwe
    Chen, Jiajia
    Chang, Chip Hong
    Dempster, Andrew G.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1555 - +
  • [42] Overview and Comparison of OpenCL and CUDA Technology for GPGPU
    Su, Ching-Lung
    Chen, Po-Yu
    Lan, Chun-Chieh
    Huang, Long-Sheng
    Wu, Kuo-Hsuan
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 448 - 451
  • [43] Bayesian designs with frequentist and Bayesian error rate considerations
    Wang, YG
    Leung, DHY
    Li, M
    Tan, SB
    STATISTICAL METHODS IN MEDICAL RESEARCH, 2005, 14 (05) : 445 - 456
  • [44] The "Chimera": An Off-The-Shelf CPU/GPGPU/FPGA Hybrid Computing Platform
    Inta, Ra
    Bowman, David J.
    Scott, Susan M.
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012 (2012)
  • [45] Exploring FPGA designs for MX and beyond
    Samson, Ebby
    Mellempudi, Naveen
    Luk, Wayne
    Constantinides, George A.
    2024 34TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL 2024, 2024, : 304 - 310
  • [46] Efficient Designs of Multiported Memory on FPGA
    Lai, Bo-Cheng Charles
    Lin, Jiun-Liang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (01) : 139 - 150
  • [47] CONVERTING PLD AND FPGA DESIGNS TO ASICS
    MYRVAAGNES, R
    ELECTRONIC PRODUCTS MAGAZINE, 1992, 34 (09): : 21 - 25
  • [48] Immuno-repairing of FPGA designs
    Montealegre, Norma
    Rammig, Franz J.
    BIOLOGICALLY-INSPIRED COLLABORATIVE COMPUTING, 2008, 268 : 137 - 149
  • [49] A clocking technique for FPGA pipelined designs
    Cadenas, O
    Megson, G
    JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (11) : 687 - 696
  • [50] FPGA Designs with Optimized Logarithmic Arithmetic
    Fu, Haohuan
    Mencer, Oskar
    Luk, Wayne
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (07) : 1000 - 1006