Fully Digital On-Chip Wideband Background Calibration for Channel Mismatches in Time-Interleaved Time-Based ADCs

被引:4
|
作者
Jarvinen, Okko [1 ]
Kempi, Ilia [1 ]
Unnikrishnan, Vishnu [1 ]
Stadius, Kari [1 ]
Kosunen, Marko [1 ]
Ryynanen, Jussi [1 ]
机构
[1] Aalto Univ, Dept Elect & Nanoengn, Espoo 02150, Finland
来源
关键词
Analog-to-digital converter (ADC); cyclic-coupled ring oscillator (CCRO); digital calibration; finite-impulse response (FIR); least mean-square (LMS); mismatch; time based; time interleaving; timing skew;
D O I
10.1109/LSSC.2022.3145918
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This letter presents a fully integrated on-chip digital mismatch compensation system for time-based time-interleaved (TI) data converters. The proposed digital compensation features blind calibration of gain, offset, and timing mismatches. The implemented system uses time-based sampling clock mismatch detection, achieving convergence within 32K samples, which is on par with analog-assisted background methods. A specialized filter structure compensates for timing mismatches of magnitude up to 0.21 of the sampling period, nearly triple the range of other published digital compensation methods, and is effective for input signals up to 0.92 Nyquist bandwidth. The on-chip digital correction achieves suppression of all mismatch tones to levels below -60 dBc while running fully in the background. The operation is demonstrated with an 8x TI 2-GS/s analog-to-digital converter (ADC) prototype chip implemented in a 28-nm CMOS process.
引用
收藏
页码:9 / 12
页数:4
相关论文
共 50 条
  • [41] A Signal-Independent Background Calibration Technique for Time-Interleaved ADCs
    Xu, Wenli
    Du, Zihao
    Zhuo, Shenglong
    Qiu, Lei
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2025, 44 (02) : 797 - 811
  • [42] On the compensation of magnitude response mismatches in M-channel time-interleaved ADCs
    Mendel, Stefan
    Vogel, Christian
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3375 - +
  • [43] Background Timing-Skew Mismatch Calibration for Time-Interleaved ADCs
    Guo, Mingqiang
    Sin, Sai-Weng
    Martins, Rui P.
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 248 - 249
  • [44] A background calibration technique for multibit/stage pipelined and time-interleaved ADCs
    El-Sankary, Kamal
    Sawan, Mohamad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (06) : 448 - 452
  • [45] A Novel Calibration Method of Gain and Time-skew Mismatches for Time-interleaved ADCs Based on Neural Network
    Qiu, Yongtao
    Zhou, Jie
    Liu, Youjiang
    Huangfu, Yafan
    2019 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2019), 2019,
  • [46] A Digital Background Calibration Algorithm of Time-Interleaved ADC
    Yin, Yongsheng
    Li, Jiayu
    Chen, Hongmei
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 64 - 67
  • [47] Low complexity digital background calibration algorithm for the correction of timing mismatch in time-interleaved ADCs
    Abbaszadeh, Asgar
    Aghdam, Esmaeil Najafi
    Rosado-Munoz, Alfredo
    MICROELECTRONICS JOURNAL, 2019, 83 : 117 - 125
  • [48] A Statistic Based Time Skew Calibration Method for Time-Interleaved ADCs
    Lei, Qiu
    Zheng, Yuanjin
    Zhu, Di
    Siek, Liter
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2373 - 2376
  • [49] Digital Compensation of Timing Skew Mismatches in Time-Interleaved ADCs by Source Separation
    Mafi, Hamidreza
    Ben-Hamida, Naim
    Aouini, Sadok
    Savaria, Yvon
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2024, 73 : 1 - 12
  • [50] A ramp-based background calibration technique for timing mismatch in time-interleaved ADCs
    Yu, Yahan
    Miao, Peng
    Li, Fei
    Wang, Di
    Zhang, Haotian
    Ding, Ankang
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2025, 193