Fully Digital On-Chip Wideband Background Calibration for Channel Mismatches in Time-Interleaved Time-Based ADCs

被引:4
|
作者
Jarvinen, Okko [1 ]
Kempi, Ilia [1 ]
Unnikrishnan, Vishnu [1 ]
Stadius, Kari [1 ]
Kosunen, Marko [1 ]
Ryynanen, Jussi [1 ]
机构
[1] Aalto Univ, Dept Elect & Nanoengn, Espoo 02150, Finland
来源
关键词
Analog-to-digital converter (ADC); cyclic-coupled ring oscillator (CCRO); digital calibration; finite-impulse response (FIR); least mean-square (LMS); mismatch; time based; time interleaving; timing skew;
D O I
10.1109/LSSC.2022.3145918
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This letter presents a fully integrated on-chip digital mismatch compensation system for time-based time-interleaved (TI) data converters. The proposed digital compensation features blind calibration of gain, offset, and timing mismatches. The implemented system uses time-based sampling clock mismatch detection, achieving convergence within 32K samples, which is on par with analog-assisted background methods. A specialized filter structure compensates for timing mismatches of magnitude up to 0.21 of the sampling period, nearly triple the range of other published digital compensation methods, and is effective for input signals up to 0.92 Nyquist bandwidth. The on-chip digital correction achieves suppression of all mismatch tones to levels below -60 dBc while running fully in the background. The operation is demonstrated with an 8x TI 2-GS/s analog-to-digital converter (ADC) prototype chip implemented in a 28-nm CMOS process.
引用
收藏
页码:9 / 12
页数:4
相关论文
共 50 条
  • [1] Fully Digital On-Chip Wideband Background Calibration for Channel Mismatches in Time-Interleaved Time-Based ADCs
    Jarvinen, Okko
    Kempi, Ilia
    Unnikrishnan, Vishnu
    Stadius, Kari
    Kosunen, Marko
    Ryynanen, Jussi
    IEEE Solid-State Circuits Letters, 2022, 5 : 9 - 12
  • [2] Background Calibration of Multiple Channel Mismatches in Time-Interleaved ADCs
    Yen Hoang Thi
    Van-Thanh Ta
    Han Le Duc
    Duong Quang Manh
    Van-Phuc Hoang
    PROCEEDINGS OF 2019 3RD INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SIGNAL PROCESSING, TELECOMMUNICATIONS & COMPUTING (SIGTELCOM 2019), 2019, : 43 - 47
  • [3] Fully digital background calibration of channel mismatches in time-interleaved ADCs using recursive least square algorithm
    Van-Phuc Hoang
    Van-Thanh Ta
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 130 (130)
  • [4] Analog calibration of channel mismatches in time-interleaved ADCs
    Harpe, P. J. A.
    Hegt, J. A.
    van Roermund, A. H. M.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2009, 37 (02) : 301 - 318
  • [5] Analog calibration of channel mismatches in time-interleaved ADCs
    Harpe, Pieter
    Hegt, Hans
    van Roermund, Arthur
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 236 - 239
  • [6] A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs
    Sadeque Reza Khan
    Adnan Ahmed Hashmi
    GoangSeog Choi
    Circuits, Systems, and Signal Processing, 2017, 36 : 3303 - 3319
  • [7] A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs
    Khan, Sadeque Reza
    Hashmi, Adnan Ahmed
    Choi, GoangSeog
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (08) : 3303 - 3319
  • [8] Wideband Signal Analyzer Based on Time-Interleaved ADCs with Digital Calibration
    Fateeva, A. S.
    Nikonova, G., V
    Kashchenko, I. E.
    IV INTERNATIONAL SCIENTIFIC AND TECHNICAL CONFERENCE MECHANICAL SCIENCE AND TECHNOLOGY UPDATE (MSTU-2020), 2020, 1546
  • [9] Digital background calibration for timing mismatch in time-interleaved ADCs
    Chen, HH
    Lee, J
    Chen, JT
    ELECTRONICS LETTERS, 2006, 42 (02) : 74 - 75
  • [10] Digital Blind Background Calibration of Imperfections in Time-Interleaved ADCs
    Mafi, Hamidreza
    Yargholi, Mostafa
    Yavari, Mohammad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (06) : 1504 - 1514