On Clock-Aware LTL Properties of Timed Automata

被引:0
|
作者
Bezdek, Peter [1 ]
Benes, Nikola [1 ]
Havel, Vojtech [1 ]
Barnat, Jiri [1 ]
Cerna, Ivana [1 ]
机构
[1] Masaryk Univ, Fac Informat, Brno, Czech Republic
关键词
Linear Temporal Logic; Timed Automata; Automata-based Model Checking; CHECKING; SYSTEMS;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
We introduce the Clock-Aware Linear Temporal Logic (CALTL) for expressing linear time properties of timed automata, and show how to apply the standard automata-based approach of Vardi and Wolper to check for the validity of a CA-LTL formula over the continuous-time semantics of a timed automaton. Our model checking procedure employs zone-based abstraction and a new concept of the so called ultraregions. We also show that the Timed B " uchi Automaton Emptiness problem is not the problem that the intended automata-based approach to CA-LTL model checking is reduced to. Finally, we give the necessary proofs of correctness, some hints for an efficient implementation, and preliminary experimental evaluation of our technique.
引用
收藏
页码:43 / 60
页数:18
相关论文
共 50 条
  • [41] The surprising robustness of (closed) timed automata against clock-drift
    Swaminathan, Mani
    Fraenzle, Martin
    Katoen, Joost-Pieter
    FIFTH IFIP INTERNATIONAL CONFERENCE ON THEORETICAL COMPUTER SCIENCE - TCS 2008, 2008, 273 : 537 - +
  • [42] Reachability in two-clock timed automata is PSPACE-complete
    Fearnley, John
    Jurdzinski, Marcin
    INFORMATION AND COMPUTATION, 2015, 243 : 26 - 36
  • [43] Checking timed automata for linear duration properties
    Zhao, JH
    Van Hung, D
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2000, 15 (05) : 423 - 429
  • [44] Checking temporal duration properties of timed automata
    Li, Y
    Dang, VH
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2002, 17 (06) : 689 - 698
  • [45] JPlace: A Clock-Aware Length-Matching Placement for Rapid Single-Flux-Quantum Circuits
    Chen, Siyan
    Fu, Rongliang
    Huang, Junying
    Zhang, Zhimin
    Ye, Xiaochun
    Ho, Tsung-Yi
    Fan, Dongrui
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [46] Checking Temporal Duration Properties of timed automata
    Yong Li
    Hung Van Dang
    Journal of Computer Science and Technology, 2002, 17 : 689 - 698
  • [47] Checking timed automata for linear duration properties
    Jianhua Zhao
    Van Hung Dang
    Journal of Computer Science and Technology, 2000, 15 : 423 - 429
  • [48] From LTL to deterministic automata
    Esparza, Javier
    Kretinsky, Jan
    Sickert, Salomon
    FORMAL METHODS IN SYSTEM DESIGN, 2016, 49 (03) : 219 - 271
  • [49] Bounded DBM-based clock state construction for timed automata in Uppaal
    Lehmann, Sascha
    Schupp, Sibylle
    INTERNATIONAL JOURNAL ON SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER, 2023, 25 (01) : 19 - 47
  • [50] Timed automata
    Alur, R
    VERIFICATION OF DIGITAL AND HYBRID SYSTEM, 2000, 170 : 233 - 264