On Clock-Aware LTL Properties of Timed Automata

被引:0
|
作者
Bezdek, Peter [1 ]
Benes, Nikola [1 ]
Havel, Vojtech [1 ]
Barnat, Jiri [1 ]
Cerna, Ivana [1 ]
机构
[1] Masaryk Univ, Fac Informat, Brno, Czech Republic
关键词
Linear Temporal Logic; Timed Automata; Automata-based Model Checking; CHECKING; SYSTEMS;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
We introduce the Clock-Aware Linear Temporal Logic (CALTL) for expressing linear time properties of timed automata, and show how to apply the standard automata-based approach of Vardi and Wolper to check for the validity of a CA-LTL formula over the continuous-time semantics of a timed automaton. Our model checking procedure employs zone-based abstraction and a new concept of the so called ultraregions. We also show that the Timed B " uchi Automaton Emptiness problem is not the problem that the intended automata-based approach to CA-LTL model checking is reduced to. Finally, we give the necessary proofs of correctness, some hints for an efficient implementation, and preliminary experimental evaluation of our technique.
引用
收藏
页码:43 / 60
页数:18
相关论文
共 50 条
  • [1] On clock-aware LTL properties of timed automata
    Bezděk, Peter
    Beneš, Nikola
    Havel, Vojtěch
    Barnat, Jiří
    Černá, Ivana
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2014, 8687 : 43 - 60
  • [2] On clock-aware LTL parameter synthesis of timed automata
    Bezdek, Peter
    Benes, Nikola
    Cerna, Ivana
    Barnat, Jiri
    JOURNAL OF LOGICAL AND ALGEBRAIC METHODS IN PROGRAMMING, 2018, 99 : 114 - 142
  • [3] Clock-aware placement for FPGAs
    Lamoureux, Julien
    Wilton, Steven J. E.
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 124 - 131
  • [4] Clock-Aware FPGA Placement Contest
    Yang, Stephen
    Mulpuri, Chandra
    Reddy, Sainath
    Kalase, Meghraj
    Dasasathyan, Srinivasan
    Dehkordi, Mehrdad E.
    Tom, Marvin
    Aggarwal, Rajat
    ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2017, : 159 - 164
  • [5] LTL Parameter Synthesis of Parametric Timed Automata
    Bezdek, Peter
    Benes, Nikola
    Barnat, Jiri
    Cerna, Ivana
    SOFTWARE ENGINEERING AND FORMAL METHODS: 14TH INTERNATIONAL CONFERENCE, SEFM 2016, 2016, 9763 : 172 - 187
  • [6] Timed automata and additive clock constraints
    Bérard, B
    Dufourd, C
    INFORMATION PROCESSING LETTERS, 2000, 75 (1-2) : 1 - 7
  • [7] Clock-Aware Placement for Large-Scale Heterogeneous FPGAs
    Chen, Jianli
    Lin, Zhifeng
    Kuo, Yun-Chih
    Huang, Chau-Chin
    Chang, Yao-Wen
    Chen, Shih-Chun
    Chiang, Chun-Han
    Kuo, Sy-Yen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 5042 - 5055
  • [8] Clock-Aware Placement for Large-Scale Heterogeneous FPGAs
    Kuo, Yun-Chih
    Huang, Chau-Chin
    Chen, Shih-Chun
    Chiang, Chun-Han
    Chang, Yao-Wen
    Kuo, Sy-Yen
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 519 - 526
  • [9] Event-clock automata: a determinizable class of timed automata
    Alur, R
    Fix, L
    Henzinger, TA
    THEORETICAL COMPUTER SCIENCE, 1999, 211 (1-2) : 253 - 273
  • [10] Clock-Aware UltraScale FPGA Placement with Machine Learning Routability Prediction
    Pui, Chak-Wa
    Chen, Gengjie
    Ma, Yuzhe
    Young, Evangeline F. Y.
    Yu, Bei
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 929 - 936