共 50 条
- [1] On clock-aware LTL properties of timed automata Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2014, 8687 : 43 - 60
- [3] Clock-aware placement for FPGAs 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 124 - 131
- [4] Clock-Aware FPGA Placement Contest ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2017, : 159 - 164
- [5] LTL Parameter Synthesis of Parametric Timed Automata SOFTWARE ENGINEERING AND FORMAL METHODS: 14TH INTERNATIONAL CONFERENCE, SEFM 2016, 2016, 9763 : 172 - 187
- [8] Clock-Aware Placement for Large-Scale Heterogeneous FPGAs 2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 519 - 526
- [10] Clock-Aware UltraScale FPGA Placement with Machine Learning Routability Prediction 2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 929 - 936