A new architecture for high-performance Programmable Logic Controller

被引:0
|
作者
Aramaki, N [1 ]
Shimokawa, Y [1 ]
Kuno, S [1 ]
Saitoh, T [1 ]
Hashimoto, H [1 ]
机构
[1] Toshiba Corp, Heavy Apparatus Engn Lab, Fuchu, Tokyo 183, Japan
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We developed an economical Programmable Logic Controller(PLC) with high efficiency suitable for plant control systems. This PLC compose of several card with function. The main processor card determine the efficiency of a PLC, Therefore PLC's efficiency can be improved by upgrading the main processor card. Also,the main processor card and another card occupies nearly all the cast of a PLC, Therefore PLC's cost could also be reduced by restructuring the main processor card. In a conventional main processor card, operation rue entrusted to either Micro Processing Unit(MPU)-based processing or Application-Specific Integrated Circuit(ASIC)-based processing, Main processor card needs architectural redesigning, to improve efficiency and to reduce cost simultaneously. The conventional ASIC-based processing is partially replaced by MPU-based processing, and the rest of the processing remains assigned to ASIC, which serves as a control co-processor, The MPU and tbe co-processor share the tasks of control language processing and control operation that used to be done collectively by the conventional ASIC, The new main processor card consisting of an MPU and a co-processor has a Easter processing speed, larger capacity and lower price than the conventional model, because of the functions of co-processor, MPU/co-processor configuration and task sharing between them. This new main processor card enabled us to develop a PLC that is more efficient and economical.
引用
收藏
页码:187 / 190
页数:4
相关论文
共 50 条
  • [41] HIGH-PERFORMANCE COMPUTER ARCHITECTURE
    BHUYAN, LN
    [J]. FUTURE GENERATION COMPUTER SYSTEMS, 1995, 11 (06) : 501 - 502
  • [42] HIGH-PERFORMANCE ARCHITECTURE ISSUES
    NICOLE, DA
    [J]. DECENTRALIZED AND DISTRIBUTED SYSTEMS, 1993, 39 : 23 - 30
  • [43] Extended programmable logic array architecture
    Aaldering, Mark
    [J]. Australian Electronics Engineering, 1997, 30 (09): : 52 - 53
  • [44] Building a high-performance, programmable secure coprocessor
    Smith, SW
    Weingart, S
    [J]. COMPUTER NETWORKS-THE INTERNATIONAL JOURNAL OF COMPUTER AND TELECOMMUNICATIONS NETWORKING, 1999, 31 (08): : 831 - 860
  • [45] Playa: High-performance programmable linear algebra
    Howle, Victoria E.
    Kirby, Robert C.
    Long, Kevin
    Brennan, Brian
    Kennedy, Kimberly
    [J]. SCIENTIFIC PROGRAMMING, 2012, 20 (03) : 257 - 273
  • [46] PROGRAMMABLE HIGH-PERFORMANCE IIR FILTER CHIP
    WOODS, RF
    FLOYD, G
    WOOD, K
    EVANS, R
    MCCANNY, JV
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1995, 142 (03): : 179 - 185
  • [47] A secure and high-performance multi-controller architecture for software-defined networking
    Huan-zhao Wang
    Peng Zhang
    Lei Xiong
    Xin Liu
    Cheng-chen Hu
    [J]. Frontiers of Information Technology & Electronic Engineering, 2016, 17 : 634 - 646
  • [48] Design and Implementation of High-Performance Master/Slave Memory Controller with Microcontroller Bus Architecture
    Ramagundam, Shashisekhar
    Das, Sunil R.
    Morton, Scott
    Biswas, Satyendra N.
    Groza, Voicu
    Assaf, Mansour H.
    Petriu, Emil M.
    [J]. 2014 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC) PROCEEDINGS, 2014, : 10 - 15
  • [49] A secure and high-performance multi-controller architecture for software-defined networking
    Wang, Huan-zhao
    Zhang, Peng
    Xiong, Lei
    Liu, Xin
    Hu, Cheng-chen
    [J]. FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2016, 17 (07) : 634 - 646
  • [50] A secure and high-performance multi-controller architecture for software-defined networking
    Huan-zhao WANG
    Peng ZHANG
    Lei XIONG
    Xin LIU
    Cheng-chen HU
    [J]. Frontiers of Information Technology & Electronic Engineering, 2016, 17 (07) : 634 - 646