Efficient simulation of interconnects in high-speed circuits

被引:0
|
作者
Dautbegovic, E [1 ]
Condon, M [1 ]
机构
[1] Dublin City Univ, Sch Elect Engn, Dublin 9, Ireland
关键词
D O I
10.1109/HFPSC.2003.1242312
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents an efficient approach for the simulation of interconnects in highspeed circuits based on measured data or simulated EM data. The approach involves forming an initial transmission-line model based on a resonant approach introduced by the authors and subsequently tuning this model to match the measured data. Following tuning, the model is converted to a state-space formulation. This then enables a standard model reduction routine such as the Lanczos process to be applied so as to gain further improvements from a computational efficiency viewpoint. The overall result is a highly efficient interconnect model based on measured data.
引用
收藏
页码:81 / 84
页数:4
相关论文
共 50 条
  • [41] HIGH-SPEED COMMUNICATIONS CIRCUITS
    WILLIAMS, J
    EDN, 1991, 36 (23) : 233 - 241
  • [42] Efficient spice macromodel for EMI analysis of electronic packages and high-speed interconnects
    Shinh, G
    Nakhla, N
    Achar, R
    Nakhla, M
    Dounavis, A
    Erdin, I
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 277 - 280
  • [43] Spin-Torque Sensors for Energy Efficient High-Speed Long Interconnects
    Al Azim, Zubair
    Sengupta, Abhronil
    Sarwar, Syed Shakib
    Roy, Kaushik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (02) : 800 - 808
  • [44] Transient simulation of high-speed interconnects based on the semidiscretization of telegrapher's equations
    Guo, YS
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (07) : 799 - 809
  • [45] Simulation of high-speed distributed interconnects using Krylov-space techniques
    Gunupudi, PK
    Nakhla, M
    Achar, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (07) : 799 - 808
  • [46] Effective Modeling and simulation of high-speed VLSI interconnects based on neural networks
    Zhou, Wei
    Chen, Xi
    Wang, Gaofeng
    Sun, Shilei
    DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2006, 13E : 1392 - 1396
  • [47] Multiphysics Simulation of High-Speed Graphene-Based Interconnects in Time Domain
    Sun, Shuzhan
    Jiao, Dan
    2018 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION & USNC/URSI NATIONAL RADIO SCIENCE MEETING, 2018, : 1169 - 1170
  • [48] Parallel simulation of high-speed interconnects using delay extraction and transverse partitioning
    Nakhla, Natalie
    Nakhla, Michel
    Achar, Ram
    Ruehli, Albert
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 237 - +
  • [49] Rational ABCD Modeling of high-speed interconnects
    Xu, QW
    Mazumder, P
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 147 - 152
  • [50] CHIP SET SIMPLIFIES HIGH-SPEED INTERCONNECTS
    BURSKY, D
    ELECTRONIC DESIGN, 1994, 42 (05) : 114 - 117