The influence and explanation of fringing-induced barrier lowering on sub-100 nm MOSFETs with high-k gate dielectrics

被引：6
|
作者：
Ma Fei [1 ]
Liu Hong-Xia [1 ]
Kuang Qian-Wei [1 ]
Fan Ji-Bin [1 ]
机构：
[1] Xidian Univ, Sch Microelect, Key Lab, Minist Educ Wide Band Gap Semicond Mat & Devices, Xian 710071, Peoples R China
来源：
CHINESE PHYSICS B | 2012年 / 21卷 / 05期
基金：
中国国家自然科学基金;
关键词：
high-k gate dielectric; fringing-induced barrier lowering; stack gate dielectric; MOSFET; THRESHOLD VOLTAGE MODEL; SOI-MOSFET; FIBL; PERFORMANCE; IMPACT;
D O I：
10.1088/1674-1056/21/5/057305
中图分类号：
O4 [物理学];
学科分类号：
0702 ;
摘要：
The fringing-induced barrier lowering (FIBL) effect of sub-100 nm MOSFETs with high-k gate dielectrics is investigated using a two-dimensional device simulator. An equivalent capacitance theory is proposed to explain the physics mechanism of the FIBL effect. The FIBL effect is enhanced and the short channel performance is degraded with increasing capacitance. Based on equivalent capacitance theory, the influences of channel length, junction depth, gate/lightly doped drain (LDD) overlap length, spacer material and spacer width on FIBL is thoroughly investigated. A stack gate dielectric is presented to suppress the FIBL effect.
引用
收藏
页数：5
相关论文
共 50 条
  • [1] The influence and explanation of fringing-induced barrier lowering on sub-100 nm MOSFETs with high-k gate dielectrics
    马飞
    刘红侠
    匡潜玮
    樊继斌
    [J]. Chinese Physics B, 2012, 21 (05) : 606 - 610
  • [2] Fringing-induced barrier lowering (FIBL) in sub-100nm MOSFETs with high-K gate dielectrics
    Yeap, GCF
    Krishnan, S
    Lin, MR
    [J]. ELECTRONICS LETTERS, 1998, 34 (11) : 1150 - 1152
  • [3] High-K gate dielectrics for sub-100 nm CMOS technology
    Lee, SJ
    Lee, CH
    Kim, YH
    Luan, HF
    Bai, WP
    Jeon, TS
    Kwong, DL
    [J]. SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 303 - 308
  • [4] Sub-100 nm CMOS circuit performance with high-K gate dielectrics
    Mohapatra, NR
    Dutta, A
    Sridhar, G
    Desai, MP
    Rao, VR
    [J]. MICROELECTRONICS RELIABILITY, 2001, 41 (07) : 1045 - 1048
  • [5] Effect of fringing capacitances in sub 100 nm MOSFET's with high-K gate dielectrics
    Mohapatra, NR
    Dutta, A
    Desai, MP
    Rao, VR
    [J]. VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 479 - 482
  • [6] Characteristics of different structure sub-100nm MOSFETs with high-k gate dielectrics
    Liu, XY
    Lou, SZ
    Xia, ZL
    Guo, DC
    Zhu, HW
    Kang, JF
    Han, RQ
    [J]. SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 333 - 336
  • [7] Characterization of sub-100 nm MOSFETs with high K gate dielectric
    Zhu, Hui-Wen
    Liu, Xiao-Yan
    Shen, Chao
    Kang, Jin-Feng
    Han, Ru-Qi
    [J]. Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (09): : 1107 - 1111
  • [8] Metal gate and high-k gate dielectrics for sub 50 nm high performance MOSFETs
    Park, Hokyung
    Hasan, Musarrat
    Jo, Minseok
    Hwang, Hyunsang
    [J]. ELECTRONIC MATERIALS LETTERS, 2007, 3 (02) : 75 - 85
  • [9] Fringing-induced barrier lowering (FIBL) effects of 100nm FD SOINMOS devices with high permittivity gate dielectrics and LDD/Sidewall oxide Spacer
    Lin, SC
    Kuo, JB
    [J]. 2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 93 - 94
  • [10] Performance trade-offs by the use of high-K gate dielectrics in sub 100 nm channel length MOSFETs
    Sharma, S
    Rao, VR
    [J]. PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II, 2000, 3975 : 896 - 899
12345