A DESIGN APPROACH FOR PREDICTABLE AND EFFICIENT MULTI-CORE PROCESSOR FOR AVIONICS

被引:0
|
作者
Agrou, Hicham [1 ,2 ]
Sainrat, Pascal [1 ]
Gatti, Marc [2 ]
Faura, David [2 ]
Toillon, Patrice [2 ]
机构
[1] Univ Toulouse 3, IRIT, F-31062 Toulouse, France
[2] Thales Avionics, Meudonn la Foret, France
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
This paper presents design principles of a predictable and efficient multi-core system to meet embedded computers requirements in avionics. Multi-core processors are commonplace for massive data processing and personal use. Much of such systems have a number of features whose primary purpose is to improve performance. It results in the design of a set of hardware features which are difficult to analyze for certifiable avionic hard real-time applications. Such analysis is necessary because a fault in these applications could jeopardize the flight itself. Throughout a study of various academic and industrial works, we propose an approach to manage bottlenecks to meet avionic requirements in terms of partitioning, performance and predictability (determinism).
引用
收藏
页数:11
相关论文
共 50 条
  • [1] A Design Approach For Predictable And Efficient Multi-core Processor For Avionics
    Agrou, Hicham
    Gatti, Marc
    Sainrat, Pascal
    Toillon, Patrice
    2011 IEEE/AIAA 30TH DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC), 2011,
  • [2] A Principled Approach to Secure Multi-core Processor Design with ReWire
    Procter, Adam
    Harrison, William L.
    Graves, Ian
    Becchi, Michela
    Allwein, Gerard
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2017, 16 (02)
  • [3] Memory system design for a multi-core processor
    Guo, Jianjun
    Lai, Mingche
    Pang, Zhengyuan
    Huang, Libo
    Chen, Fangyuan
    Dai, Kui
    Wang, Zhiying
    CISIS 2008: THE SECOND INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, PROCEEDINGS, 2008, : 601 - 606
  • [4] Directory cache design for multi-core processor
    State Key Laboratory of High-End Server & Storage Technology , Beijing
    100085, China
    Jisuanji Yanjiu yu Fazhan, 6 (1242-1253):
  • [5] Efficient Implementation of Continuous Skyline Computation on a Multi-Core Processor
    Koizumi, Kenichi
    Inaba, Mary
    Hiraki, Kei
    2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), 2015, : 52 - 55
  • [6] An Efficient Scheduling Methodology for Heterogeneous Multi-core Processor Systems
    Elhossini, Ahmed
    Huissman, John
    Debowski, Basil
    Areibi, Shawki
    Dony, Robert
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 475 - 478
  • [7] Optimizing Latencies and Customizing NoC of Time-Predictable Heterogeneous Multi-Core Processor
    Salcic, Zoran
    Nadeem, Muhammad
    Park, Heejong
    Teich, Juergen
    2016 IEEE 10TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC), 2016, : 233 - 240
  • [8] Leveraging Multi-Core Computing Architectures in Avionics
    Nowotsch, Jan
    Paulitsch, Michael
    2012 NINTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2012), 2012, : 132 - 143
  • [9] A Design of the Trusted Platform Module Based on Multi-Core Processor
    Wang Yubo
    Mao Junjie
    2011 INTERNATIONAL CONFERENCE ON FUTURE COMPUTER SCIENCE AND APPLICATION (FCSA 2011), VOL 3, 2011, : 538 - 541
  • [10] Design and implementation of FPGA verification platform for multi-core processor
    Chen, C. (hmioycc@gmail.com), 1600, Science Press (51):