Circuit bottom fan-in and computational power

被引:0
|
作者
Cai, LM
Chen, JN
Hastad, J
机构
关键词
D O I
10.1109/CCC.1997.612311
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We investigate the relationship between circuit bottom fan-in and circuit size when circuit depth is fixed. We show that in order to compute certain functions, a moderate reduction in circuit bottom fan-in will cause significant increase in circuit size. In particular We prove that there are functions that are computable by circuits of linear size and depth k with bottom fan-in 2 but require exponential size for circuits of depth k with bottom fan-in 1. A general scheme is established to study the trade-off between circuit bottom fan-in and circuit size. Based on this scheme, we are able to prove, for example, that for any integer c, there are functions that are computable by circuits of linear size and depth k with bottom fan-in O(log n) but require exponential size for circuits of depth k with bottom fan-in c, and that for any constant epsilon > 0, there arefunctions that are computable by circuits of linear size and depth k with bottom fan-in log n but require superpolynomial size for circuits of depth k with bottom fan-in O(log(1-epsilon) n). A consequence of these results is that the three input read-modes of alternating Turing machines proposed in the literature are all distinct.
引用
收藏
页码:158 / 164
页数:7
相关论文
共 50 条
  • [31] A novel high-performance time-balanced wide fan-in CMOS circuit
    Sharroush, Sherif M.
    ALEXANDRIA ENGINEERING JOURNAL, 2016, 55 (03) : 2565 - 2582
  • [32] A new process variation and leakage-tolerant domino circuit for wide fan-in OR gates
    Ankur Kumar
    R. K. Nagaria
    Analog Integrated Circuits and Signal Processing, 2020, 102 : 9 - 25
  • [33] Maximum fan-in/out - Ultra-low voltage circuit design in the presence of variations
    Chen, JH
    Clark, LT
    Cao, Y
    IEEE CIRCUITS & DEVICES, 2005, 21 (06): : 12 - 20
  • [34] A new process variation and leakage-tolerant domino circuit for wide fan-in OR gates
    Kumar, Ankur
    Nagaria, R. K.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (01) : 9 - 25
  • [35] Three-Tier PoP Configuration Utilizing Flip Chip Fan-in PoP Bottom Package
    Carson, Flynn
    Ishibashi, Kazuo
    Kim, Yeong Cheol
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 313 - +
  • [36] Low Power High Performance Keeper Technique for High Fan-in Dynamic Gates
    Asgari, Farhad Haj Ali
    Ahmadi, Majid
    Wu, Jonathan
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 523 - 526
  • [37] NAND/NOR adiabatic gates: Power consumption evaluation and comparison versus the fan-in
    Alioto, M
    Palumbo, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2002, 49 (09) : 1253 - 1262
  • [38] UNBOUNDED FAN-IN CIRCUITS AND ASSOCIATIVE FUNCTIONS
    CHANDRA, AK
    FORTUNE, S
    LIPTON, R
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 1985, 30 (02) : 222 - 234
  • [39] On limited fan-in optimal neural networks
    Beiu, V
    Draghici, S
    Makaruk, HE
    IVTH BRAZILIAN SYMPOSIUM ON NEURAL NETWORKS, PROCEEDINGS, 1997, : 19 - 30
  • [40] DEPTH REDUCTION FOR CIRCUITS OF UNBOUNDED FAN-IN
    ALLENDER, E
    HERTRAMPF, U
    INFORMATION AND COMPUTATION, 1994, 112 (02) : 217 - 238