Circuit bottom fan-in and computational power

被引:0
|
作者
Cai, LM
Chen, JN
Hastad, J
机构
关键词
D O I
10.1109/CCC.1997.612311
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We investigate the relationship between circuit bottom fan-in and circuit size when circuit depth is fixed. We show that in order to compute certain functions, a moderate reduction in circuit bottom fan-in will cause significant increase in circuit size. In particular We prove that there are functions that are computable by circuits of linear size and depth k with bottom fan-in 2 but require exponential size for circuits of depth k with bottom fan-in 1. A general scheme is established to study the trade-off between circuit bottom fan-in and circuit size. Based on this scheme, we are able to prove, for example, that for any integer c, there are functions that are computable by circuits of linear size and depth k with bottom fan-in O(log n) but require exponential size for circuits of depth k with bottom fan-in c, and that for any constant epsilon > 0, there arefunctions that are computable by circuits of linear size and depth k with bottom fan-in log n but require superpolynomial size for circuits of depth k with bottom fan-in O(log(1-epsilon) n). A consequence of these results is that the three input read-modes of alternating Turing machines proposed in the literature are all distinct.
引用
收藏
页码:158 / 164
页数:7
相关论文
共 50 条
  • [1] Circuit bottom fan-in and computational power
    Cai, LM
    Che, JN
    Hastad, J
    SIAM JOURNAL ON COMPUTING, 1998, 27 (02) : 341 - 355
  • [2] Discrepancy, and the power of bottom fan-in in depth-three circuits
    Chattopadhyay, Arkadev
    48TH ANNUAL IEEE SYMPOSIUM ON FOUNDATIONS OF COMPUTER SCIENCE, PROCEEDINGS, 2007, : 449 - 458
  • [3] High fan-in circuit design
    Clark, LT
    Taylor, GF
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (01) : 91 - 96
  • [4] High fan-in circuit design
    Intel Corp, Hillsboro, United States
    IEEE J Solid State Circuits, 1 (91-96):
  • [5] CMOS Majority Circuit with Large Fan-In
    Akima, Hisanao
    Katayama, Yasuhiro
    Sakuraba, Masao
    Nakajima, Koji
    Madrenas, Jordi
    Sato, Shigeo
    IEICE TRANSACTIONS ON ELECTRONICS, 2016, E99C (09): : 1056 - 1064
  • [6] A new low-power dynamic circuit for wide fan-in gates
    Asyaei, Mohammad
    INTEGRATION-THE VLSI JOURNAL, 2018, 60 : 263 - 271
  • [7] Low power and high performance circuit techniques for high fan-in dynamic gates
    Yang, G
    Wang, ZD
    Kang, SM
    ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 421 - 424
  • [8] Variations-tolerant low power wide fan-in OR logic domino circuit
    Kumar A.
    Garg N.
    Tyagi D.
    Nagaria R.K.
    International Journal of Information Technology, 2023, 15 (1) : 487 - 497
  • [9] DNA algorithm for an unbounded fan-in Boolean circuit
    Ahrabian, H
    Ganjtabesh, M
    Nowzari-Dalini, A
    BIOSYSTEMS, 2005, 82 (01) : 52 - 60
  • [10] On Σ ∧ Σ ∧ Σ Circuits: The Role of Middle Σ Fan-In, Homogeneity and Bottom Degree
    Engels, Christian
    Rao, B. V. Raghavendra
    Sreenivasaiah, Karteek
    FUNDAMENTALS OF COMPUTATION THEORY, FCT 2017, 2017, 10472 : 230 - 242