A Dual-voltage Single-rail Dynamic DPA-resistant Logic Based on Charge Sharing Mechanism

被引:0
|
作者
Tang, Wenyi [1 ]
Jia, Song [1 ]
Wang, Yuan [1 ]
机构
[1] Peking Univ, Dept Microelect, Key Lab Microelect Devices & Circuits, MOE, Beijing 100871, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Differential power analysis (DPA) has become a major concern for system security. To achieve a high level of security at a low overhead of power and die area, a novel dual-voltage single-rail dynamic logic (DSDL) is proposed in this paper. DSDL reduces the power dissipation, and obtains a balanced power consumption by locking the charge in the internal nodes during evaluation, utilizing the charge sharing mechanism for voltage transfer as well as using two supply voltages and a positive feedback to speed up the evaluation process. A 4-bit SBOX of AES algorithm was implemented to verify the security of the proposed logic. The simulation results proved the efficiency of DSDL, which only incurs a significantly smaller overhead in power consumption when compared with previous countermeasures.
引用
收藏
页码:483 / 486
页数:4
相关论文
共 7 条
  • [1] Dual-Voltage Single-Rail Dynamic DPA-Resistant Logic Based on Charge Sharing Mechanism
    TANG Wenyi
    JIA Song
    WANG Yuan
    Chinese Journal of Electronics, 2017, 26 (05) : 899 - 904
  • [2] Dual-Voltage Single-Rail Dynamic DPA-Resistant Logic Based on Charge Sharing Mechanism
    Tang Wenyi
    Jia Song
    Wang Yuan
    CHINESE JOURNAL OF ELECTRONICS, 2017, 26 (05) : 899 - 904
  • [3] A Flip-Flop Implementation for the DPA-Resistant Delay-Based Dual-Rail Pre-Charge Logic Family
    Bongiovanni, Simone
    Olivieri, Mauro
    Scotti, Giuseppe
    Trifiletti, Alessandro
    MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 163 - 168
  • [4] A DPA-Resistant Self-Timed Three-Phase Dual-Rail Pre-Charge Logic Family
    Akkaya, Nail Etkin Can
    Erbagci, Burak
    Carley, Raymond
    Mai, Ken
    2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2015, : 112 - 117
  • [5] A DPA-Resistant Asynchronous-Logic NoC Router with Dual-Supply-Voltage-Scaling for Multicore Cryptographic Applications
    Ho, Weng-Geng
    Lwin, Ne Kyaw Zwa
    Kyaw, Nay Aung
    Ng, Jun-Sheng
    Chen, Juncheng
    Chong, Kwen-Siong
    Gwee, Bah-Hwee
    Chang, Joseph S.
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [6] A Flip-Flop for the DPA Resistant Three-Phase Dual-Rail Pre-Charge Logic Family
    Bucci, Marco
    Giancane, Luca
    Luzzi, Raimondo
    Trifiletti, Alessandro
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (11) : 2128 - 2132
  • [7] DPA-Resistant QDI Dual-Rail AES S-Box Based on Power-Balanced Weak-Conditioned Half-Buffer
    Lim, James
    Ho, Weng-Geng
    Chong, Kwen-Siong
    Gwee, Bah-Hwee
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,