共 7 条
- [3] A Flip-Flop Implementation for the DPA-Resistant Delay-Based Dual-Rail Pre-Charge Logic Family MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 163 - 168
- [4] A DPA-Resistant Self-Timed Three-Phase Dual-Rail Pre-Charge Logic Family 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2015, : 112 - 117
- [5] A DPA-Resistant Asynchronous-Logic NoC Router with Dual-Supply-Voltage-Scaling for Multicore Cryptographic Applications 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
- [7] DPA-Resistant QDI Dual-Rail AES S-Box Based on Power-Balanced Weak-Conditioned Half-Buffer 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,