Dual-Voltage Single-Rail Dynamic DPA-Resistant Logic Based on Charge Sharing Mechanism

被引:0
|
作者
TANG Wenyi [1 ]
JIA Song [1 ]
WANG Yuan [1 ]
机构
[1] Institution of Microelectronics,Peking University
关键词
DPA; Charge sharing; Three-phase logic family; Side-channel attacks;
D O I
暂无
中图分类号
TN40 [一般性问题];
学科分类号
080903 ; 1401 ;
摘要
Differential power analysis(DPA) has become a ma jor system security concern.To achieve high levels of security with low power and die area costs,a novel Dual-voltage single-rail dynamic logic(DSDL) design is proposed.The proposed scheme can reduce power dissipation and obtain extremely well-balanced power consumption.The charge sharing mechanism is used for voltage transfer in the internal nodes during the evaluation of the design.Dual power supply voltages are used with positive feedback to speed up the evaluation process.A 4-bit micro Substitution box(SBOX) of the Advanced encryption standard(AES) algorithm has been implemented to verify the security of the proposed logic design.The experimental results proved the security and the efficiency of the proposed DSDL,which can reduce power dissipation by up to 20% and occupies at most 83% of the silicon area when compared with previous state-of-the-art countermeasures.
引用
收藏
页码:899 / 904
页数:6
相关论文
共 7 条
  • [1] A Dual-voltage Single-rail Dynamic DPA-resistant Logic Based on Charge Sharing Mechanism
    Tang, Wenyi
    Jia, Song
    Wang, Yuan
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 483 - 486
  • [2] Dual-Voltage Single-Rail Dynamic DPA-Resistant Logic Based on Charge Sharing Mechanism
    Tang Wenyi
    Jia Song
    Wang Yuan
    CHINESE JOURNAL OF ELECTRONICS, 2017, 26 (05) : 899 - 904
  • [3] A Flip-Flop Implementation for the DPA-Resistant Delay-Based Dual-Rail Pre-Charge Logic Family
    Bongiovanni, Simone
    Olivieri, Mauro
    Scotti, Giuseppe
    Trifiletti, Alessandro
    MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 163 - 168
  • [4] A DPA-Resistant Self-Timed Three-Phase Dual-Rail Pre-Charge Logic Family
    Akkaya, Nail Etkin Can
    Erbagci, Burak
    Carley, Raymond
    Mai, Ken
    2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2015, : 112 - 117
  • [5] A DPA-Resistant Asynchronous-Logic NoC Router with Dual-Supply-Voltage-Scaling for Multicore Cryptographic Applications
    Ho, Weng-Geng
    Lwin, Ne Kyaw Zwa
    Kyaw, Nay Aung
    Ng, Jun-Sheng
    Chen, Juncheng
    Chong, Kwen-Siong
    Gwee, Bah-Hwee
    Chang, Joseph S.
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [6] A Flip-Flop for the DPA Resistant Three-Phase Dual-Rail Pre-Charge Logic Family
    Bucci, Marco
    Giancane, Luca
    Luzzi, Raimondo
    Trifiletti, Alessandro
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (11) : 2128 - 2132
  • [7] DPA-Resistant QDI Dual-Rail AES S-Box Based on Power-Balanced Weak-Conditioned Half-Buffer
    Lim, James
    Ho, Weng-Geng
    Chong, Kwen-Siong
    Gwee, Bah-Hwee
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,