HARDWARE IMPLEMENTATION OF A CASCADE PARTICLE FILTER

被引:3
|
作者
Sugano, Hiroki [1 ]
Miyamoto, Ryusuke [2 ]
机构
[1] Kyoto Univ, Dept Commun & Comp Eng, Sakyo Ku, Yoshida Hon Machi, Kyoto, Japan
[2] Nara Inst Sci & Technol, Dept Informat Syst, Nara, Japan
来源
2009 16TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-6 | 2009年
关键词
Object recognition; Cascade particle filter; Real-time image processing; Hardware implementation;
D O I
10.1109/ICIP.2009.5413948
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Recently, many researchers tackle accurate object recognition algorithms and many algorithms are proposed. However, these algorithms have some problems caused by variety of real environments such as a direction change of the object or its shading change. The new tracking algorithm, cascade particle filter, is proposed to fill such demands in real environments by constructing the object model while tracking the objects. We have been investigating to implement accurate object recognition on embedded systems in real-time. In order to apply the cascade particle filter to embedded applications such as surveillance, automotives, and robotics, a hardware accelerator is indispensable because of limitations in power consumption. In this paper we propose a hardware architecture of the cascade particle filter. With our implementation, both the accurate object recognition and real-time processing are possible at an embedded system.
引用
收藏
页码:3257 / +
页数:2
相关论文
共 50 条
  • [31] FPGA hardware implementation of an RNS FIR digital filter
    Kaluri, K
    Leong, WF
    Tan, KH
    Johnson, L
    Soderstrand, M
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1340 - 1344
  • [32] Design and implementation of cascade decimation filter for radio communications
    Grati, K
    Ghazel, A
    Naviner, L
    Moatamri, F
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1603 - 1606
  • [33] Pairing and ordering to reduce hardware complexity in cascade form filter design
    Kang, HJ
    Park, IC
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 265 - 268
  • [34] The Rao-Blackwellized Particle Filter: A Filter Bank Implementation
    Hendeby, Gustaf
    Karlsson, Rickard
    Gustafsson, Fredrik
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2010,
  • [35] The Rao-Blackwellized Particle Filter: A Filter Bank Implementation
    Gustaf Hendeby
    Rickard Karlsson
    Fredrik Gustafsson (EURASIPMember)
    EURASIP Journal on Advances in Signal Processing, 2010
  • [36] A parameterized design framework for hardware implementation of particle filters
    Saha, Sankalita
    Bambha, Neal K.
    Bhattacharyya, Shuvra S.
    2008 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-12, 2008, : 1449 - +
  • [37] Hardware Implementation Study of Particle Tracking Algorithm on FPGAs
    Gabrielli, Alessandro
    Alfonsi, Fabrizio
    Annovi, Alberto
    Camplani, Alessandra
    Cerri, Alessandro
    ELECTRONICS, 2021, 10 (20)
  • [38] Mesh Architecture for Hardware Implementation of Particle Swarm Optimization
    Farmahini-Farahani, Amin
    Laali, Majid
    Moghimi, Amir
    Fakhraie, Sied Mehdi
    Safari, Saeed
    ICIAS 2007: INTERNATIONAL CONFERENCE ON INTELLIGENT & ADVANCED SYSTEMS, VOLS 1-3, PROCEEDINGS, 2007, : 1300 - 1305
  • [39] An Efficient Configurable Hardware Implementation of Fundamental Multirate Filter Banks
    Al-Haj, Ali
    2008 5TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2008, : 459 - 463
  • [40] Fast hardware implementation of Gabor filter based motion estimation
    Spinéi, A
    Pellerin, D
    Fernandes, D
    Hérault, J
    INTEGRATED COMPUTER-AIDED ENGINEERING, 2000, 7 (01) : 67 - 77