MUF Technology Development for SiP Module

被引：0
|
作者：
Kweon, YoungDo [1 ]
Ha, Job [1 ]
Kim, KiChan [1 ]
Jang, MinSeok [1 ]
Doh, JaeCheon [1 ]
Lee, ChangBae [1 ]
Yoo, DoJae [1 ]
机构：
[1] Samsung Electromech Co LTD, Corp R&D Inst, Suwon, South Korea
来源：
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011) | 2011年 / 34卷 / 01期
关键词：
D O I：
10.1149/1.3567684
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
In this study, we developed the molded underfill (MUF) technology for system in package (SiP) module with fine pitch flip chip in RF application, in which two flip chips, LC filter, and additional passive components are integrated side-by-side. This study covered not only MUF reliability performance but also MUF design study focused on minimizing voids between flip chip bumps in the SiP module. The investigation comprises several aspects: A design study that present a printed circuit board (PCB) and epoxy molding compound (EMC) selection approach, air vent design of cavity vacuum molding, and results of void free from Design of Experiment (DOE) of several SiP module layouts. In the end, Scanning Acoustic Tomography (SAT) result of void, moisture sensitivity test, thermal cycle test and pressure cooker test had also been carried out for reliability evaluation. The test result shows that the optimized SiP module with fine flip pitch has a good reliability performance.
引用
收藏
页码：865 / 871
页数：7
相关论文
共 50 条
  • [31] SiP for GSM/EDGE in CMOS Technology
    Puma, G. Li
    Kristan, E.
    De Nicola, P.
    Vannier, C.
    Greyling, B.
    Piccolella, S.
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 671 - +
  • [32] Designing and packaging technology of renesas SIP
    Sakamoto, N
    Sugita, N
    Kikuchi, T
    Tanaka, H
    Akazawa, T
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5926 - 5929
  • [33] Novel EMI Shielding Methodology on Highly Integration SiP Module
    Kuo-Hsien, Liao
    Chan, Alex Chi-Hong
    Hsien, Shen Chia
    Lin, I-Chia
    Wen, Huang Hsin
    2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
  • [34] Strip Warpage Assessment of Dual Side Molding SiP Module
    Wang, Ming-Han
    Hu, Ian
    Chen, Richard Y. C.
    Yeh, Chan-Lin
    Shih, Meng-Kai
    Tamg, David
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [35] Mechanical Reliability Analysis of Dual Side Molding SiP Module
    Liao, Tse-Wei
    Lai, Wei-Hong
    Shih, Hsin-Chih
    Chen, Dao-Long
    Tarng, David
    Hung, C. P.
    2021 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2021), 2021, : 93 - 94
  • [36] Thermal Stress Analysis and Optimization for a Power Controller SiP Module
    Li Zhibo
    Chu Huabin
    Chen Supeng
    Li Guoyuan
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 1114 - 1117
  • [37] Reliability Analysis of SiP Module Board Level Bending Test
    Lai, Wei-Hong
    Yen, Shao-Chen
    Shih, Hsin-Chih
    Shih, Meng-Kai
    Tarng, David
    Hung, Chih-Pin
    2018 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2018, : 308 - 312
  • [38] WiFi SiP Module Using IPD Rx Balun Applications
    Chuang, Min-Han
    Lai, Chia-Chu
    Lin, Ho-Chuan
    Tsai, Ming-Fan
    Chen, Camus
    Yang, Erico
    Lee, Daniel
    2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 286 - 289
  • [39] Moisture Effect on Physical Failure of Plastic Molded SiP Module
    Lee, Jeffrey ChangBing
    Chen, Cheng-Chih
    Lee, Dem
    Chen, Jess
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 2124 - 2132
  • [40] Warpage Simulation and Measurement of a SIP Module for Laptop CPU Applications
    Talebbeydokhti, Pouya
    Hanna, Carlton
    Stoeckl, Stephan
    Advancing Microelectronics, 2022, 49 (02): : 20 - 22
12345