A Theoretical Framework for Quality Estimation and Optimization of DSP Applications Using Low-Power Approximate Adders

被引:36
|
作者
Pashaeifar, Masoud [1 ]
Kamal, Mehdi [1 ]
Afzali-Kusha, Ali [1 ,2 ]
Pedram, Massoud [3 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Tehran 1439957131, Iran
[2] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran 1953833511, Iran
[3] Univ Southern Calif, Dept Elect Engn, Los Angeles, CA 90089 USA
关键词
Approximation noise; analytical quality estimation; approximate computing; optimization; low power approximate adders; digital signal processing; ERROR-TOLERANT ADDER;
D O I
10.1109/TCSI.2018.2856757
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a framework for analytically estimating the output quality of common digital signal processing (DSP) blocks that utilize approximate adders. The framework is based on considering the error of approximate adders as an additive noise (approximation noise) that disturbs the output of the DSP block in question. A signal processing theoretical modeling approach for describing the power of the approximation noise which is the integral of error spectral density over the bandwidth, is developed. The output qualities of DSP blocks, such as finite impulse response filter, discrete cosine transform, and fast Fourier transform, which utilize approximate adders, are thus estimated. The accuracy of the proposed framework is evaluated by comparing mathematical model predictions to simulation results by using the signal-to-noise ratio (SNR) metric. The inaccuracy of the SNRs predicted by the framework was, on average, less than 2.5dB compared with that obtained from simulations. Therefore, a mathematical optimization approach based on Lagrange Multipliers for optimizing design parameters is also presented. The optimization is realized by choosing a proper configuration of the target block, such as determining the data width of the inexact computation part for each approximate adder in the design.
引用
收藏
页码:327 / 340
页数:14
相关论文
共 50 条
  • [1] Low-Power Digital Signal Processing Using Approximate Adders
    Gupta, Vaibhav
    Mohapatra, Debabrata
    Raghunathan, Anand
    Roy, Kaushik
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (01) : 124 - 137
  • [2] Lower-part approximate multi-bit adders for low-power DSP
    Gowdar C.V.
    Parameshwara M.C.
    International Journal of Information Technology, 2022, 14 (2) : 731 - 737
  • [3] Locate: Low-Power Viterbi Decoder Exploration using Approximate Adders
    Bhattacharjya, Rajat
    Maity, Biswadip
    Dutt, Nikil
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 409 - 413
  • [4] Low-Power Approximate Logarithmic Squaring Circuit Design for DSP Applications
    Ansari, Mohammad Saeed
    Cockburn, Bruce F.
    Han, Jie
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (01) : 500 - 506
  • [5] Design and Analysis of Low-Power and High Speed Approximate Adders Using CNFETs
    Bhargav, Avireni
    Huynh, Phat
    SENSORS, 2021, 21 (24)
  • [6] Analysis of power-accuracy trade-off in digital signal processing applications using low-power approximate adders
    Dharmaraj, Celia
    Vasudevan, Vinita
    Chandrachoodan, Nitin
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2021, 15 (02): : 97 - 111
  • [7] Design and Implementation of Imprecise Adders for Low-Power Applications
    Manga, N. Alivelu
    Nikhila, Varala Pasula
    ADVANCES IN SIGNAL PROCESSING AND COMMUNICATION ENGINEERING, ICASPACE 2021, 2022, 929 : 205 - 213
  • [8] PEAL: Probabilistic Error Analysis Methodology for Low-power Approximate Adders
    Ayub, Muhammad Kamran
    Hanif, Muhammad Abdullah
    Hasan, Osman
    Shafique, Muhammad
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2021, 17 (01)
  • [9] DSP datapath synthesis for low-power applications
    Chiou, LY
    Muhammand, K
    Roy, K
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING, 2001, : 1165 - 1168
  • [10] A Low-Power Configurable Adder for Approximate Applications
    Yang, Tongxin
    Ukezono, Tomoaki
    Sato, Toshinori
    2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 347 - 352