Accuracy Analysis of Node Activation Function Based on Hardware Implementation of Artificial Neural Network

被引:0
|
作者
Jiang, Nan [1 ]
Hou, Ligang [1 ]
Guo, Jia [1 ]
Zhang, Xinyi [1 ]
Lv, Ang [1 ]
机构
[1] Beijing Univ Technol, VLSI & Syst Lab, Beijing, Peoples R China
关键词
artificial neural network; VLSI; piecewise nonlinear approximation; bit level mapping;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
One of the difficulties encountered in realizing artificial neural network based on VLSI is the choice of the implementation method of activation function. At present, the main approaches to solve this problem are piecewise nonlinear approximation and bit level mapping. Based on hyperbolic tangent, the final output error of the two methods is discussed through the hardware implementation and software analysis of the artificial neural network nodes. We found that the nonlinear approximation method has the problem of large output fluctuation, and the amplification effect of the backpropagation can not be ignored. Therefore, this paper proposes that the bit level mapping method has more advantages in practical applications in the implementation of high-precision artificial neural nodes.
引用
收藏
页码:278 / 281
页数:4
相关论文
共 50 条
  • [41] Design of artificial neural network hardware accelerator
    Kuznar, Damian
    Szczygiel, Robert
    Maj, Piotr
    Koziol, Anna
    JOURNAL OF INSTRUMENTATION, 2023, 18 (04):
  • [42] A hardware implementation of a dynamically adjustable Block-Based Neural Network
    Liu, SY
    Peterson, GD
    Kong, SG
    ERSA'05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2005, : 203 - 208
  • [43] Parallelism hardware computation for Artificial Neural Network
    Marwa, G. A. M.
    Mohamed, Boubaker
    Najoua, Chalbi
    Hedi, Bedoui Mohamed
    2017 IEEE/ACS 14TH INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2017, : 1049 - 1055
  • [44] Towards Hardware Implementation of Neural Network-based Communication Algorithms
    Aoudia, Faycal Ait
    Hoydis, Jakob
    2019 IEEE 20TH INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING ADVANCES IN WIRELESS COMMUNICATIONS (SPAWC 2019), 2019,
  • [45] Deep Neural Network Hardware Implementation Based on Stacked Sparse Autoencoder
    Coutinho, Maria G. F.
    Torquato, Matheus F.
    Fernandes, Marcelo A. C.
    IEEE ACCESS, 2019, 7 : 40674 - 40694
  • [46] Implementation of neural network hardware based on a floating point operation in an FPGA
    Kim, Jeong-Seob
    Jung, Seul
    ICMIT 2007: MECHATRONICS, MEMS, AND SMART MATERIALS, PTS 1 AND 2, 2008, 6794
  • [47] A smart-camera implementation of a hardware-based neural network
    Kelley, M
    Gelberg, S
    PHOTONICS SPECTRA, 2004, 38 (08) : 90 - 91
  • [48] Neural Network Classifiers Using a Hardware-Based Approximate Activation Function with a Hybrid Stochastic Multiplier
    Li, Bingzhe
    Qin, Yaobin
    Yuan, Bo
    Lilja, David J.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (01)
  • [49] Hardware Implementation of the Cerebellar Neural Network with Conductance-based Models
    Wang, Tianxin
    Wang, Jiang
    Zhu, Yulin
    Yang, Shuangming
    Li, Huiyan
    Deng, Bin
    Wei, Xile
    2018 13TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION (WCICA), 2018, : 749 - 754
  • [50] Neural network implementation in hardware using FPGAs
    Sahin, Suhap
    Becerikli, Yasar
    Yazici, Suleyman
    NEURAL INFORMATION PROCESSING, PT 3, PROCEEDINGS, 2006, 4234 : 1105 - 1112