共 50 条
- [1] On-chip communication architectures for reconfigurable system-on-chip [J]. 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 332 - 335
- [2] Fast exploration of bus-based on-chip communication architectures [J]. INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 242 - 247
- [3] A hierarchical modeling framework for on-chip communication architectures [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 663 - 670
- [4] Hybrid On-Chip Communication Architectures Heterogeneous Manycore Systems [J]. 2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS, 2018,
- [6] Cross By Pass-Mesh Architecture for on-Chip Communication [J]. 2015 IEEE 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SYSTEMS-ON-CHIP (MCSOC), 2015, : 267 - 274
- [7] Genetic Algorithm Based On-Chip Communication Link Reconfiguration for Efficient On-Chip Communication [J]. 2017 INTERNATIONAL CONFERENCE ON ALGORITHMS, METHODOLOGY, MODELS AND APPLICATIONS IN EMERGING TECHNOLOGIES (ICAMMAET), 2017,
- [8] Cooperative communication for efficient and scalable all-to-all barrier synchronization on mesh-based many-core NoCs [J]. IEICE ELECTRONICS EXPRESS, 2014, 11 (18): : 1 - 10
- [9] Minimizing virtual channel buffer for routers in on-chip communication architectures [J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1080 - 1085