Three-State Quantum Dot Gate FETs Using ZnS-ZnMgS Lattice-Matched Gate Insulator on Silicon

被引：25

作者：

Karmakar, Supriya ^{[1
]}

Suarez, Ernesto ^{[1
]}

Jain, Faquir C. ^{[1
]}

机构：

[1] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA

来源：

JOURNAL OF ELECTRONIC MATERIALS | 2011年 / 40卷 / 08期

关键词：

Quantum dot gate FET; three-state FET; II-VI insulator; lattice-matched gate insulator; NEGATIVE DIFFERENTIAL RESISTANCE; RESONANT-TUNNELING TRANSISTOR; PERFORMANCE; FABRICATION; CIRCUITS; MODFET; HEMT; WELL;

D O I：

10.1007/s11664-011-1676-z

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the three-state behavior of quantum dot gate field-effect transistors (FETs). GeO (x) -cladded Ge quantum dots (QDs) are site-specifically self-assembled over lattice-matched ZnS-ZnMgS high-kappa gate insulator layers grown by metalorganic chemical vapor deposition (MOCVD) on silicon substrates. A model of three-state behavior manifested in the transfer characteristics due to the quantum dot gate is also presented. The model is based on the transfer of carriers from the inversion channel to two layers of cladded GeO (x) -Ge quantum dots.

引用

页码：1749 / 1756

页数：8

共 41 条

[21] Gating of InAs/GaSb quantum wells using a silicon monoxide gate insulator
Rahman, F
Gallagher, BL
Behet, M
De Boeck, J
APPLIED PHYSICS LETTERS, 1998, 73 (01) : 88 - 90
[22] Indium Gallium Arsenide Quantum Dot Gate Field-Effect Transistor Using II-VI Tunnel Insulators Showing Three-State Behavior
Chan, P. -Y.
Suarez, E.
Gogna, M.
Miller, B. I.
Heller, E. K.
Ayers, J. E.
Jain, F. C.
JOURNAL OF ELECTRONIC MATERIALS, 2012, 41 (10) : 2810 - 2815
[23] Three input NAND gate using quantum dot semiconductor optical amplifier
Mukherjee, Kousik
JOURNAL OF OPTICS-INDIA, 2024, 53 (04): : 3320 - 3330
[24] Quantum Dot Gate (QDG) FETs to Fabricate n-MOS Inverters Exhibiting 3-State Logic
Mays R.
Khan B.
Gudlavalleti R.
Almalki A.
Salas A.
Maramo J.
Perez E.
Adamson Z.
Liu K.
Owczarczyk M.
Abdelgulil A.
Jain F.
International Journal of High Speed Electronics and Systems, 2022, 31 (1-4)
[25] RF/Analog and Linearity Performance Evaluation of Lattice-matched Ultra-thin AlGaN/GaN Gate Recessed MOSHEMT with Silicon Substrate
Abdul Naim Khan
K. Jena
S. Routray
G. Chatterjee
Silicon, 2022, 14 : 8599 - 8608
[26] RF/Analog and Linearity Performance Evaluation of Lattice-matched Ultra-thin AlGaN/GaN Gate Recessed MOSHEMT with Silicon Substrate
Khan, Abdul Naim
Jena, K.
Routray, S.
Chatterjee, G.
SILICON, 2022, 14 (14) : 8599 - 8608
[27] Design of four-state inverter using quantum dot gate-quantum dot channel field effect transistor
Karmakar, S.
ELECTRONICS LETTERS, 2013, 49 (18) : 1131 - 1132
[28] Underlap channel silicon-on-insulator quantum dot floating-gate MOSFET for low-power memory applications
Dabhi, Chetan T.
Patil, Ganesh C.
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (04) : 1563 - 1569
[29] Underlap channel silicon-on-insulator quantum dot floating-gate MOSFET for low-power memory applications
Chetan T. Dabhi
Ganesh C. Patil
Journal of Computational Electronics, 2016, 15 : 1563 - 1569
[30] Enhancing Number of Bits Via Mini-Energy Band Transitions Using Si Quantum Dot Channel (QDC) and Ge Quantum Dot Gate (QDG) FETs and NVRAMs
Jain F.
Gudlavalleti R.H.
Almalki A.
Saman B.
Chan P.-Y.
Chandy J.
Papadimitrakopoulos F.
Heller E.
International Journal of High Speed Electronics and Systems, 2023, 32 (2-4)

← 1 2 3 4 5 →