DEVELOPMENT OF THE LDPC CODER-DECODER OF THE DVB-S2 STANDARD ON FPGA

被引：0
|
作者：
Zinchenko, M. Yu. [1 ]
Levadniy, A. M. [1 ]
Grebenko, Yu. A. [1 ]
机构：
[1] Natl Res Univ MPEI, Moscow, Russia
来源：
2018 SYSTEMS OF SIGNAL SYNCHRONIZATION, GENERATING AND PROCESSING IN TELECOMMUNICATIONS (SYNCHROINFO) | 2018年
关键词：
FEC; decoder; LDPC; DVB-S2; FPGA;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Forward error correction (FEC) is a mandatory step in the processing of information in modern digital communication channels. Encoding methods are constantly improved. Today's most popular FEC codes are low-density parity check codes (LDPC). The paper presents the results of the development on the FPGA the encoder and the decoder of LDPC codes compatible with the standard DVB-S2. Parametrized FE. modules with the ability to use several coding rates and two frames types of the standard were developed. In this paper, proposed architectures of coder and decoder, methods for improving performance and used resources of FPGA are presented.
引用
收藏
页数：3
相关论文
共 50 条
  • [1] A LDPC Decoder Based on Efficient Memory Design in DVB-S2 Standard
    Dong, Kaijie
    Chen, Jinshu
    [J]. 2020 INFORMATION COMMUNICATION TECHNOLOGIES CONFERENCE (ICTC), 2020, : 176 - 182
  • [2] A Cost efficient LDPC decoder for DVB-S2
    Ying, Yan
    Bo, Dan
    Huang, Shuangqu
    Xiang, Bo
    Chen, Yun
    Zeng, Xiaoyang
    [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1007 - 1010
  • [3] Low cost LDPC decoder for DVB-S2
    Dielissen, John
    Hekstra, Andries
    Berg, Vincent
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1465 - +
  • [4] A Novel LDPC Decoder for DVB-S2 IP
    Mueller, Stefan
    Schreger, Manuel
    Kabutz, Marten
    Alles, Matthias
    Kienle, Frank
    Wehn, Norbert
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1308 - +
  • [5] Low Complexity DVB-S2 LDPC Decoder
    Zhang, Botao
    Liu, Hengzhu
    Chen, Xucan
    Liu, Dongpei
    Yi, Xiaofei
    [J]. 2009 IEEE VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, 2009, : 1609 - 1613
  • [6] Design and implementation of LDPC decoder for DVB-S2
    Gao, Wen
    Ramaswamy, Kumar
    Stewart, John
    [J]. Global Mobile Congress 2005, 2005, : 79 - 83
  • [7] Simplified LLR calculation for DVB-S2 LDPC decoder
    Olivatto, Vanessa B.
    Lopes, Renato R.
    de Lima, Eduardo R.
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION, NETWORKS AND SATELLITE (COMNESTAT), 2015, : 26 - 31
  • [8] LDPC Decoder of High Speed Multi-Rate DVB-S2 Based on FPGA
    Xie T.
    Li B.
    Yang M.
    Yan Z.
    [J]. Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University, 2019, 37 (02): : 299 - 307
  • [9] Efficient LDPC Decoder Implementation for DVB-S2 System
    Tsai, Chung-Jin
    Chen, Mu-Chung
    [J]. 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 37 - 40
  • [10] Simplified Partially Parallel DVB-S2 LDPC Decoder Architectural Design Based on FPGA
    Wang, Wenjing
    Li, Lixin
    Zhang, Huisheng
    [J]. 2014 IEEE/CIC INTERNATIONAL CONFERENCE ON COMMUNICATIONS IN CHINA (ICCC), 2014, : 314 - 318
12345