Ultra-low power analogue CMOS vision chip

被引：0

作者：

Jakusz, Jacek ^{[1
,2
]}

Jendernalik, Waldemar ^{[1
,2
]}

Blakiewicz, Grzegorz ^{[1
,2
]}

Piotrowski, Robert ^{[1
,2
]}

Szczepanski, Stanislaw ^{[1
,2
]}

机构：

[1] Gdansk Univ Technol, Dept Microelect Syst, PL-80233 Gdansk, Poland

[2] Gdansk Tech Univ, Katedra System Mikroelekt, Gdansk, Poland

来源：

PRZEGLAD ELEKTROTECHNICZNY | 2011年 / 87卷 / 10期

关键词：

CMOS analogue circuits; image processing; analogue processors;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The paper presents a project and results of testing of an analogue vision chip, which performs low-level convolutional image processing algorithms in real time. The prototype chip is implemented in 0.35 mu m CMOS technology, contains SIMD matrix of analogue processing elements of size 64 x 64. The dimensions of the matrix topography is 2.2 mm x 2.2 mm, giving the density of 877 processors per mm(2). Matrix dissipates less than 0.4 mW of power under 3.3 V supply and at the speed of image processing 100 frames/s.

引用

页码：88 / 91

页数：4

共 50 条

[21] Energy Effcient Bootstrapped CMOS Inverter for Ultra-Low Power Applications
Al-daloo, Mohammed
Yakovlev, Alex
Halak, Basel
23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 516 - 519
[22] An ultra-low power high gain CMOS OTA for biomedical applications
Afifeh Ghaemnia
Omid Hashemipour
Analog Integrated Circuits and Signal Processing, 2019, 99 : 529 - 537
[23] Planar CMOS Devices for Ultra-Low Power Applications at Nanometer Nodes
Saha, Samar K.
2018 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES (WMED), 2018, : XVII - XVII
[24] An ultra-low power CMOS oscillating pixel array for retina implantation
Sun K.
Yuan X.
Meng L.
Rao C.
Optoelectronics Letters, 2010, 6 (04) : 275 - 277
[25] Ultra-Low Power Hybrid CMOS-Magnetic Logic Architecture
Das, Jayita
Alam, Syed M.
Bhanja, Sanjukta
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (09) : 2008 - 2016
[26] A Novel On-Chip Ultra-low Power Temperature Sensing Scheme
Chouhan, Shailesh Singh
Halonen, Kari
2012 NORCHIP, 2012,
[27] Ultra-Low Power Rectangular Field Programmable Analogue Arrays For Biomedical Applications
Diab, Maha S.
Mahmoud, Soliman
2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 204 - 205
[28] A 90-nm CMOS High Efficiency On Chip DC-DC Converter for Ultra-Low Power Low Cost Applications
Samir, A.
Kussener, E.
Rahajandraibe, W.
Barthelemy, H.
Girardeau, L.
2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
[29] Design of Ultra-Low Voltage and Low-Power CMOS Current Bleeding Mixer
Tan, G. H.
Sidek, R. M.
Isa, M. M.
2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 344 - 347
[30] A CMOS Ultra-Low Power Vision Sensor With Image Compression and Embedded Event-Driven Energy-Management
Cottini, Nicola
Gasparini, Leonardo
De Nicola, Marco
Massari, Nicola
Gottardi, Massimo
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2011, 1 (03) : 299 - 307

← 1 2 3 4 5 →