On-chip ESD protection for RF I/Os: Devices, circuits and models

被引：4

作者：

Rosenbaum, E ^{[1
]}

Hyvonen, S ^{[1
]}

机构：

[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA

来源：

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/ISCAS.2005.1464809

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

ESD protection circuits load RF I/O pads. The negative effect on RF performance can be limited by careful construction and layout of the protection devices. The cancellation technique extends the range of frequencies for which the protection circuit has an acceptably small effect on RF performance.

引用

页码：1202 / 1205

页数：4

共 50 条

[31] The impact of drift implant and layout parameters on ESD robustness for on-chip ESD protection devices in 40-V CMOS technology
Chang, Wei-Jen
Ker, Ming-Dou
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (02) : 324 - 332
[32] The Impact of On-Chip Interconnections on CMOS RF Integrated Circuits
El-Desouki, Munir M.
Abdelsayed, Samar M.
Deen, M. Jamal
Nikolova, Natalia K.
Haddara, Yaser M.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (09) : 1882 - 1890
[33] High Performance Bidirectional On-chip Inductor for RF Circuits
Deevi, B. V. N. S. M. Nagesh
Rao, N. Bheema
2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
[34] RF integrated feedback circuits using on-chip magnetics
Long, JR
2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 109 - 112
[35] Low capacitance ESD protection circuits for GaAs RF ICs
Sun, Maoyou
Lu, Yicheng
Huai, Yongjin
JOURNAL OF ELECTROSTATICS, 2007, 65 (03) : 189 - 199
[36] Optimization on Layout Style of Diode Stackup for On-Chip ESD Protection
Lin, Chun-Yu
Fan, Mei-Lian
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (02) : 775 - 777
[37] Design and modeling of on-chip electrostatic discharge (ESD) protection structures
Liou, JJ
Gao, XF
2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 619 - 624
[38] Human body model ESD protection of RF bipolar circuits
Davis, Paul
Horton, Brian
Proceedings of the 2006 Bipolar/BiCMOS Circuits and Technology Meeting, 2006, : 158 - 161
[39] Optimization of on-chip ESD protection structures for minimal parasitic capacitance
Gao, XF
Liou, JJ
Bernier, J
Croft, G
Wong, W
Vishwanathan, S
MICROELECTRONICS RELIABILITY, 2003, 43 (05) : 725 - 733
[40] Transmission line pulsing tester for on-chip ESD protection testing
Piatek, Z.
Pleskacz, W. A.
Kolodziejski, J. F.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 595 - +

← 1 2 3 4 5 →