Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

被引:73
|
作者
Yan, L [1 ]
Luo, H [1 ]
Jha, NK [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
distributed system; embedded system; low power; power consumption; power management; real-time computing;
D O I
10.1109/TCAD.2005.850895
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
While dynamic power consumption has traditionally been the primary source of power consumption, leakage power is becoming an increasingly important concern as technology feature size continues to shrink. Previous system-level approaches focus on reducing power consumption without considering leakage power consumption. To overcome this limitation, we propose a two-phase approach to combine dynamic voltage scaling (DVS) and adaptive body biasing (ABB) for distributed real-time embedded systems. DVS is a powerful technique for reducing dynamic power consumption quadratically. However, DVS often requires a reduction in the threshold voltage that increases subthreshold leakage current exponentially and, hence, subthreshold leakage power consumption. ABB, which exploits the exponential dependence of subthreshold leakage power on the threshold voltage, is effective in managing leakage power consumption. We first derive an energy consumption model to determine the optimal supply voltage and body bias voltage under a given clock frequency. Then, we analyze the tradeoff between energy consumption and clock period to allocate slack to a set of tasks with precedence relationships and realtime constraints. Based on this two-phase approach, we propose a new system-level scheduling algorithm that can optimize both dynamic power and leakage power consumption by performing DVS and ABB simultaneously for distributed real-time embedded systems. Experimental results show that the average power reduction of our technique with respect to DVS alone is 37.4% for the 70-nm technology.
引用
收藏
页码:1030 / 1041
页数:12
相关论文
共 50 条
  • [41] Performance Evaluation of Dynamic Voltage Scaling Algorithms for Hard Real-Time Systems
    Kim, Woonseok
    Shin, Dongkun
    Yun, Han-Saem
    Kim, Jihong
    Min, Sang Lyul
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (03) : 207 - 216
  • [42] Dynamic Voltage Scaling for Real-Time Systems under Fault Tolerance Constraints
    Djosic, S.
    Jevtic, M.
    2012 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2012, : 375 - 378
  • [43] A dynamic voltage scaling algorithm for energy reduction in hard real-time systems
    Culver, Van R.
    Khatri, Sunil P.
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 842 - 845
  • [44] Preemption-aware dynamic voltage scaling in hard real-time systems
    Kim, W
    Kim, J
    Min, SL
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 393 - 398
  • [45] Robust adaptive metric for deadline assignment in heterogeneous distributed real-time systems
    Jonsson, Jan
    Proceedings of the International Parallel Processing Symposium, IPPS, 1999, : 678 - 687
  • [46] A robust adaptive metric for deadline assignment in heterogeneous distributed real-time systems
    Jonsson, J
    IPPS/SPDP 1999: 13TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & 10TH SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 1999, : 678 - 687
  • [47] Flexible and Dynamic Replication Control for Interdependent Distributed Real-Time Embedded Systems
    Nogueira, Luis
    Pinho, Luis Miguel
    Coelho, Jorge
    DISTRIBUTED, PARALLEL AND BIOLOGICALLY INSPIRED SYSTEMS, 2010, 329 : 66 - +
  • [48] OASIS: An architecture for dynamic instrumentation of enterprise distributed real-time and embedded systems
    Hill, James
    Sutherlandy, Hunt
    Staudingery, Paul
    Silveriaz, Thomas
    Schmidtx, Douglas C.
    Slabyz, John
    Visnevskiy, Nikita
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2011, 26 (06): : 413 - 423
  • [49] Low power distributed embedded systems: Dynamic voltage scaling and synthesis
    Luo, J
    Jha, NK
    HIGH PERFORMANCE COMPUTING - HIPC 2002, PROCEEDINGS, 2002, 2552 : 679 - 692
  • [50] Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads
    Martin, SM
    Flautner, K
    Mudge, T
    Blaauw, D
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 721 - 725