Highly Memory-Efficient LogLog Hash for Deep Packet Inspection

被引:0
|
作者
Bando, Masanori [1 ]
Artan, N. Sertac [1 ]
Chao, H. Jonathan [1 ]
机构
[1] NYU, Polytech Inst, Dept Elect & Comp Engn, New York, NY 10003 USA
关键词
D O I
10.1109/GLOCOM.2008.ECP.391
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Today's network line rates reach speeds of 40 Gbps and are anticipated to reach 100 Gbps in the near future. These high speeds make Deep Packet Inspection (DPI) in Network Intrusion Detection and Prevention Systems (NIDPSs) very challenging. The DPI examines each incoming packet byte-by-byte and matches them against a set of predefined malicious signatures. One way to achieve high-speed DPI is to store all the signatures on high-speed on-chip memory. However, on-chip memory is limited and space-efficient data structures are needed to leverage precious on-chip memory efficiently. A hash table addressed by a Minimal Perfect Hash Function (MPHF) is such a high-speed, space efficient data structure. In this paper, we describe a highly memory-efficient MPHF, which requires 3.5 bits per key to facilitate access to the key in on-chip memory while allowing us to perform the expensive exact match operation only once. The proposed MPHF also has a low construction time.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Memory-Efficient Deep Learning for Botnet Attack Detection in IoT Networks
    Popoola, Segun I.
    Adebisi, Bamidele
    Ande, Ruth
    Hammoudeh, Mohammad
    Atayero, Aderemi A.
    ELECTRONICS, 2021, 10 (09)
  • [32] Memory-Efficient Deep Salient Object Segmentation Networks on Gridized Superpixels
    Aytekin, Caglar
    Ni, Xingyang
    Cricri, Francesco
    Fan, Lixin
    Aksu, Emre
    2018 IEEE 20TH INTERNATIONAL WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING (MMSP), 2018,
  • [33] StreamNet: Memory-Efficient Streaming Tiny Deep Learning Inference on the Microcontroller
    Zheng, Hong-Sheng
    Hsu, Chen-Fong
    Liu, Yu-Yuan
    Yeh, Tsung Tai
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 36 (NEURIPS 2023), 2023,
  • [34] Learning Time/Memory-Efficient Deep Architectures with Budgeted Super Networks
    Veniat, Tom
    Denoyer, Ludovic
    2018 IEEE/CVF CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION (CVPR), 2018, : 3492 - 3500
  • [35] A Memory-Efficient Hybrid Parallel Framework for Deep Neural Network Training
    Li, Dongsheng
    Li, Shengwei
    Lai, Zhiquan
    Fu, Yongquan
    Ye, Xiangyu
    Cai, Lei
    Qiao, Linbo
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 35 (04) : 577 - 591
  • [36] Memory-efficient interconnect optimization
    Lai, MH
    Wong, DF
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 198 - 202
  • [37] Memory-efficient DRASiW Models
    Napoli, Otavio Oliveira
    de Almeida, Ana Maria
    Borin, Edson
    Breternitz Jr, Mauricio
    NEUROCOMPUTING, 2024, 610
  • [38] Memory-efficient fingerprint verification
    Beleznai, C
    Ramoser, H
    Wachmann, B
    Birchbauer, J
    Bischof, H
    Kropatsch, W
    2001 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL II, PROCEEDINGS, 2001, : 463 - 466
  • [39] Memory-Efficient Fixpoint Computation
    Kim, Sung Kook
    Venet, Arnaud J.
    Thakur, Aditya, V
    STATIC ANALYSIS (SAS 2020), 2020, 12389 : 35 - 64
  • [40] Memory-Efficient Polar Decoders
    Hashemi, Seyyed Ali
    Condo, Carlo
    Ercan, Furkan
    Gross, Warren J.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2017, 7 (04) : 604 - 615