Parallel Evolutionary Algorithms for Stock Market Trading Rule Selection on Many-Core Graphics Processors

被引:0
|
作者
Lipinski, Piotr [1 ]
机构
[1] Univ Wroclaw, Inst Comp Sci, PL-51151 Wroclaw, Poland
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This chapter concerns stock market decision support systems that build trading expertise on the basis of a set of specific trading rules, analysing financial time series of recent stock price quotations, and focusses on the process of rule selection. It proposes an improvement of two popular evolutionary algorithms for rule selection by reinforcing them with two local search operators. The algorithms are also adapted for parallel processing on many-core graphics processors. Using many-core graphics processors enables not only a reduction in the computing time, but also an exhaustive local search, which significantly improves solution quality, without increasing computing time. Experiments carried out on data from the Paris Stock Exchange confirmed that the approach proposed outperforms the classic approach, in terms of the financial relevance of the investment strategies discovered as well as in terms of the computing time.
引用
收藏
页码:79 / 92
页数:14
相关论文
共 40 条
  • [31] Task Parallel Framework and Its Application in Nested Parallel Algorithms on the SW26010 Many-core Platform
    Sun Q.
    Li L.-S.
    Zhao H.-T.
    Zhao H.
    Wu C.-M.
    Wu, Chang-Mao (changmaowu@foxmail.com), 1600, Chinese Academy of Sciences (32): : 2352 - 2364
  • [32] Highly Parallel and Fast Implementation of Stereo Vision Algorithms on MIMD Many-Core Tilera Architecture
    Safari, Saeed
    Fijany, Amir
    Diotalevi, Francesco
    Hosseini, Fouzhan
    2012 IEEE AEROSPACE CONFERENCE, 2012,
  • [33] PALM: Parallel Architecture-Friendly Latch-Free Modifications to B+ Trees on Many-Core Processors
    Sewall, Jason
    Chhugani, Jatin
    Kim, Changkyu
    Satish, Nadathur
    Dubey, Pradeep
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2011, 4 (11): : 795 - 806
  • [34] Locality-Aware Parallel Sparse Matrix-Vector and Matrix-Transpose-Vector Multiplication on Many-Core Processors
    Karsavuran, M. Ozan
    Akbudak, Kadir
    Aykanat, Cevdet
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (06) : 1713 - 1726
  • [35] GPU-STREAM v2.0: Benchmarking the Achievable Memory Bandwidth of Many-Core Processors Across Diverse Parallel Programming Models
    Deakin, Tom
    Price, James
    Martineau, Matt
    McIntosh-Smith, Simon
    HIGH PERFORMANCE COMPUTING, ISC HIGH PERFORMANCE 2016 INTERNATIONAL WORKSHOPS, 2016, 9945 : 489 - 507
  • [36] Performance modeling and optimization of parallel LU-SGS on many-core processors for 3D high-order CFD simulations
    Li, Dali
    Xu, Chuanfu
    Cheng, Bin
    Xiong, Min
    Gao, Xiang
    Deng, Xiaogang
    JOURNAL OF SUPERCOMPUTING, 2017, 73 (06): : 2506 - 2524
  • [37] Performance modeling and optimization of parallel LU-SGS on many-core processors for 3D high-order CFD simulations
    Dali Li
    Chuanfu Xu
    Bin Cheng
    Min Xiong
    Xiang Gao
    Xiaogang Deng
    The Journal of Supercomputing, 2017, 73 : 2506 - 2524
  • [38] Evaluation of a Master-Slave Parallel Evolutionary Algorithm Applied to Artificial Intelligence for Games in the Xeon-Phi Many-Core Platform
    Rodriguez Leopold, Sebastian
    Parodi, Facundo
    Nesmachnow, Sergio
    Mocskos, Esteban
    HIGH PERFORMANCE COMPUTING CARLA 2016, 2017, 697 : 161 - 176
  • [39] ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
    Ottaviano, Alessandro
    Balas, Robert
    Bambini, Giovanni
    Del Vecchio, Antonio
    Ciani, Maicol
    Rossi, Davide
    Benini, Luca
    Bartolini, Andrea
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2024, 52 (1-2) : 93 - 123
  • [40] ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
    Alessandro Ottaviano
    Robert Balas
    Giovanni Bambini
    Antonio Del Vecchio
    Maicol Ciani
    Davide Rossi
    Luca Benini
    Andrea Bartolini
    International Journal of Parallel Programming, 2024, 52 : 93 - 123