Fortune: A New Fault-Tolerance TSV Configuration in Router-Based Redundancy Structure

被引:3
|
作者
Xu, Qi [1 ]
Geng, Hao [2 ]
Ni, Tianming [3 ]
Chen, Song [1 ]
Yu, Bei [2 ]
Kang, Yi [1 ]
Wen, Xiaoqing [4 ]
机构
[1] Univ Sci & Technol China, Sch Microelect, Hefei 230026, Peoples R China
[2] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Peoples R China
[3] Anhui Polytech Univ, Coll Elect Engn, Wuhu 241000, Peoples R China
[4] Kyushu Inst Technol, Dept Comp Sci & Networks, Fukuoka 8048550, Japan
基金
国家重点研发计划; 中国国家自然科学基金;
关键词
Through-silicon vias; Circuit faults; Fault tolerant systems; Delays; Maintenance engineering; Redundancy; Registers; Fault tolerance; three-dimensional integrated circuit (3D-IC); through silicon via (TSV) repair; yield enhancement; 3-D ICS;
D O I
10.1109/TCAD.2021.3133484
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In three-dimensional integrated circuits (3D-ICs), through silicon via (TSV) is a critical technique in providing vertical connections. However, yield is one of the key obstacles to adopt the TSV-based 3D-ICs technology in the industry. Various fault-tolerance structures using redundant TSVs to repair faulty functional TSVs have been proposed in the literature for yield and reliability enhancement. However, the TSV repair paths under delay constraint cannot always be generated due to the lack of appropriate repair algorithms. In this article, we propose an effective TSV repair strategy for the router-based TSV redundancy architecture, taking into account the delay overhead. First, we prove that the router-based fault-tolerance structure configuration (RFSC) with the delay constraint is equivalent to the length-bounded multicommodity flow (LBMCF) problem. Then, an integer linear programming (ILP) formulation with acceptable scalability is presented to solve the LBMCF problem. The experimental results demonstrate that, compared with state-of-the-art fault-tolerance designs, the proposed ILP model can provide higher yield and lower delay overhead.
引用
收藏
页码:3182 / 3187
页数:6
相关论文
共 50 条
  • [1] Cellular Structure-Based Fault-Tolerance TSV Configuration in 3D-IC
    Xu, Qi
    Sun, Wenhao
    Chen, Song
    Kang, Yi
    Wen, Xiaoqing
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (05) : 1196 - 1208
  • [2] Redundancy and fault-tolerance in grasping and manipulation by multifingered hands
    Li, LY
    Gruver, WA
    Zhang, TH
    8TH INTERNATIONAL CONFERENCE ON ADVANCED ROBOTICS, 1997 PROCEEDINGS - ICAR'97, 1997, : 325 - 330
  • [3] Redundancy as a Measure of Fault-Tolerance for the Internet of Things: A Review
    Rullo, Antonino
    Serra, Edoardo
    Lobo, Jorge
    POLICY-BASED AUTONOMIC DATA GOVERNANCE (PADG 2018), 2019, 11550 : 202 - 226
  • [4] Modeling and simulation of high redundancy actuator for fault-tolerance
    Manohar, G. Arun
    Vasu, V.
    Srikanth, K.
    MATERIALS TODAY-PROCEEDINGS, 2018, 5 (09) : 18867 - 18873
  • [5] A redundancy-multithread-based multiple GPU copies fault-tolerance technique
    Jia, J. (morpheux@163.com), 1600, Science Press (50):
  • [6] FAULT-TOLERANCE OF ITERATIVE CELL ARRAY SWITCH FOR HYBRID REDUNDANCY
    OGUS, RC
    IEEE TRANSACTIONS ON COMPUTERS, 1974, C-23 (07) : 667 - 681
  • [7] IMPLEMENTING FAULT-TOLERANCE VIA MODULAR-REDUNDANCY WITH COMPARISON
    CHEN, YN
    CHEN, TH
    IEEE TRANSACTIONS ON RELIABILITY, 1990, 39 (02) : 217 - 225
  • [8] Structure Fault-tolerance of the Augmented Cube
    Kan, Shuangxiang
    Fan, Jianxi
    Cheng, Baolei
    Wang, Xi
    Zhou, Jingya
    JOURNAL OF INTERNET TECHNOLOGY, 2020, 21 (06): : 1733 - 1746
  • [9] Structure Fault-Tolerance of the Generalized Hypercube
    Wang, Guijuan
    Lin, Cheng-Kuan
    Cheng, Baolei
    Fan, Jianxi
    Fan, Weibei
    COMPUTER JOURNAL, 2019, 62 (10): : 1463 - 1476
  • [10] Structure Fault-tolerance of Arrangement Graphs
    Lei, Yafei
    Meng, Jixiang
    APPLIED MATHEMATICS AND COMPUTATION, 2020, 381