共 50 条
- [1] "Zeppelin": An SoC for Multichip Architectures 2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 40 - +
- [2] Structural Testing of Multichip Module SoC Components PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATION SYSTEMS, MCCS 2018, 2019, 556 : 535 - 550
- [4] An optimal methodology for synthesis of DSP multichip architectures JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 11 (1-2): : 9 - 19
- [6] Wireless receiver architectures for SOC 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 877 - 881
- [7] Eccentric SoC Architectures as the future norm EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 2 - 9
- [8] Using TMR Architectures for SoC yield Improvement 2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN SYSTEM TESTING AND VALIDATION LIFECYCLE, 2009, : 155 - 160
- [9] SoC Yield Improvement: Redundant Architectures to the Rescue? 2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1042 - 1042
- [10] Virtual core based synthesis of SoC architectures 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 35 - 40