A New 12-bit Fully Differential SAR ADC for Wireless Implantable Neural Recording System

被引:2
|
作者
Liang, Y. C. [1 ]
Wu, Z. H. [1 ]
Li, B. [1 ]
机构
[1] S China Univ Technol, Inst Microelect, Sch Elect & Informat Engn, Guangzhou, Guangdong, Peoples R China
关键词
D O I
10.1109/EDSSC.2009.5394233
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low power, small volume and high acquisition precision are always important in the internal module of wireless implantable neural recording system. This paper describes the design and implementation of a new successive approximation (SAR) ADC to meet the unique requirements of wireless implantable neural recording system. In the designed new ADC, a fully differential structure is used to avoid the crosstalk from the digital circuit to the converter. Instead of using all capacitive DAC traditionally, a resistor array Sub-DAC is interpolated to increase the resolution and to avoid a large capacitor array. Moreover, after every conversion period, the sleep mode is introduced to reduce power consumption. Designed in a 0.35-mu m CMOS process with a 3.3-V supply, the entire ADC, working at 20kS/s, consumes 38 mu W power and occupies an area of 0.17mm(2).
引用
收藏
页码:399 / 402
页数:4
相关论文
共 50 条
  • [31] A low power 12-bit 200-kS/ s SAR ADC with a differential time domain comparator
    Yang Siyu
    Zhang Hui
    Fu Wenhui
    Yi Ting
    Hong Zhiliang
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (03)
  • [32] Development of a fast 12-bit ADC for a nuclear spectroscopy system
    Hien, DS
    Senzaki, T
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2001, 457 (1-2): : 356 - 360
  • [33] Design of an AC Excitation Hall Sensor Front-End System with 12-bit SAR ADC
    Chung, Wen-Yaw
    Silverio, Angelito A.
    Ramezani, Roozbeh F.
    Lai, Jyun-Yu
    Silverio, Angelina A.
    TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 1593 - 1597
  • [34] A 12-bit 104 MS/s SAR ADC in 28 nm CMOS for Digitally-Assisted Wireless Transmitters
    Tseng, Wei-Hsin
    Lee, Wei-Liang
    Huang, Chang-Yang
    Chiu, Pao-Cheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (10) : 2222 - 2231
  • [35] 12-Bit 5 MS/s SAR ADC with Split Type DAC for BLE
    Rikan, Behnam S.
    Hejazi, Arash
    Choi, DaeYoung
    Rad, Reza E.
    Pu, YoungGun
    Lee, Kang-Yoon
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 125 - 126
  • [36] A 12-bit SAR ADC with a reversible VCM-based capacitor switching scheme
    Jian, MingChao
    Zheng, JiWei
    Kong, XiangJian
    Yuan, Meng
    Zhang, ChunHua
    Guo, ChunBing
    Sun, Bo
    Microelectronics Journal, 2022, 129
  • [37] A Mismatch-Immune 12-Bit SAR ADC With Completely Reconfigurable Capacitor DAC
    Collins, Nicholas
    Tamez, Andres
    Jie, Lu
    Pernillo, Jorge
    Flynn, Michael P.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (11) : 1589 - 1593
  • [38] A 12-bit SAR ADC integrated on a multichannel silicon drift detector readout IC
    Schembari, F.
    Bellotti, G.
    Fiorini, C.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2016, 824 : 353 - 355
  • [39] A 12-bit SAR ADC with a reversible VCM-based capacitor switching scheme
    Jian, MingChao
    Zheng, JiWei
    Kong, XiangJian
    Yuan, Meng
    Zhang, ChunHua
    Guo, ChunBing
    Sun, Bo
    MICROELECTRONICS JOURNAL, 2022, 129
  • [40] A 12-bit 40-MS/s Calibration-free SAR ADC
    Hsu, Chung-Wei
    Chang, Li-Jen
    Huang, Chun-Po
    Chang, Soon-Jyh
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 324 - 327