A New 12-bit Fully Differential SAR ADC for Wireless Implantable Neural Recording System

被引:2
|
作者
Liang, Y. C. [1 ]
Wu, Z. H. [1 ]
Li, B. [1 ]
机构
[1] S China Univ Technol, Inst Microelect, Sch Elect & Informat Engn, Guangzhou, Guangdong, Peoples R China
关键词
D O I
10.1109/EDSSC.2009.5394233
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low power, small volume and high acquisition precision are always important in the internal module of wireless implantable neural recording system. This paper describes the design and implementation of a new successive approximation (SAR) ADC to meet the unique requirements of wireless implantable neural recording system. In the designed new ADC, a fully differential structure is used to avoid the crosstalk from the digital circuit to the converter. Instead of using all capacitive DAC traditionally, a resistor array Sub-DAC is interpolated to increase the resolution and to avoid a large capacitor array. Moreover, after every conversion period, the sleep mode is introduced to reduce power consumption. Designed in a 0.35-mu m CMOS process with a 3.3-V supply, the entire ADC, working at 20kS/s, consumes 38 mu W power and occupies an area of 0.17mm(2).
引用
收藏
页码:399 / 402
页数:4
相关论文
共 50 条
  • [1] A 12-bit Fully Differential SAR ADC with a Novel Capacitor Mismatch Calibration
    Peng, Xizhu
    Liu, Hanpeng
    Liu, Yuke
    Tang, He
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [2] Design of a 12-Bit SAR ADC for Neural Signal Acquisition
    Yang, Hai-Dong
    Li, Xiao-Ran
    Wang, Xing-Hua
    MECHANICS AND MATERIALS SCIENCE, 2018, : 175 - 184
  • [3] Ultra Low Power 12-Bit SAR ADC for Wireless Sensing Applications
    Gudlavalleti, Raja Hari
    Bose, Subash Chandra
    2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [4] Design of a 12-Bit SAR ADC with Calibration Technology
    Wang, Deming
    Hu, Jing
    Huang, Xin
    Zhong, Qinghua
    ELECTRONICS, 2024, 13 (03)
  • [5] Low Power 12-bit SAR ADC for Autonomous Wireless Sensors Network Interface
    De Venuto, Daniela
    Castro, David Tio
    Ponomarev, Youri
    Stikvoort, Eduard
    2009 3RD INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES, 2009, : 109 - +
  • [6] A 12-bit SAR ADC with Reference Voltage Ripple Suppression
    Lai, Wei-Chih
    Hsu, Tzu-Hsiang
    Chen, Chih-Cheng
    Hsieh, Chih-Cheng
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [7] A 12-bit Synchronous-SAR ADC for IoT Applications
    Chung, Yung-Hui
    Chiang, Min-Sheng
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [8] A Radiation-Hardened 12-bit SAR ADC Design
    Tang, Honghui
    Wang, Haibin
    Hui, Zhijian
    Qin, Tao
    Hu, Xinyi
    Ibrahim, Younis
    Dai, Xixi
    Wang, Yangsheng
    Cai, Li
    Guo, Gang
    Shen, Zicai
    2018 7TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (TRENDS AND FUTURE DIRECTIONS) (ICRITO) (ICRITO), 2018, : 198 - 202
  • [9] Design of a Low-Power 12-bit SAR ADC
    Pilipko, Mikhail M.
    Manokhin, Mikhail E.
    PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 129 - 131
  • [10] Chip Design of a 12-bit 5MS/s Fully Differential SAR ADC with Resistor- Capacitor Array DAC Technique for Wireless Application
    Wen, Jiun-Yu
    Chang, Pei-Hung
    Huang, Jhin-Fang
    Lai, Wen-Cheng
    2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATIONS AND COMPUTING (ICSPCC), 2015, : 39 - 42