Design and investigation of gate-to-gate passive interconnections for SFQ logic circuits

被引：14
|
作者：
Hashimoto, Y [1 ]
Yorozu, S
Kameda, Y
Fujimaki, A
Terai, H
Yoshikawa, N
机构：
[1] Int Superconduct Technol Ctr, Superconduct Res Lab, Ibaraki 3058501, Japan
[2] Nagoya Univ, Nagoya, Aichi 4648603, Japan
[3] Natl Inst Informat & Commun Technol, Kobe, Hyogo 6512492, Japan
[4] Yokohama Natl Univ, Yokohama, Kanagawa 2408501, Japan
来源：
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY | 2005年 / 15卷 / 03期
关键词：
integrated circuit; interconnection; passive transmission line; single-flux-quantum (SFQ); superconductor;
D O I：
10.1109/TASC.2005.847487
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We have developed a method of designing single-flux-quantum (SFQ) logic circuits with passive gate-to-gate interconnections. Based on our method, we designed a 2 x 2 switch in which all the interconnections are implemented with passive transmission lines (PTLs) while short Josephson transmission line (JTL) segments are used only to adjust the signal timings. Compared with an identical switch using JTL interconnections, the switch using PTL interconnections has 45 % fewer wiring junctions and requires 48% less wiring power current. The switch operated at 40 GHz with a bias margin of +/- 9.5%.
引用
收藏
页码：3814 / 3820
页数：7
相关论文
共 50 条
  • [21] Circuit Description and Design Flow of Superconducting SFQ Logic Circuits
    Takagi, Kazuyoshi
    Kito, Nobutaka
    Takagi, Naofumi
    IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (03) : 149 - 156
  • [22] An Improved Gate Library for Logic Synthesis of Optical Circuits
    Burman, Shuchishman
    Datta, Kamalika
    Wille, Robert
    Sengupta, Indranil
    Drechsler, Rolf
    2016 SIXTH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2016), 2016, : 1 - 6
  • [23] An Improved iMemComp OR Gate and its Applications in Logic Circuits
    Wei, Feng
    Cui, Xiaole
    Cui, Xiaoxin
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (01) : 57 - 61
  • [24] DESIGNING LOGIC-CIRCUITS FOR GATE ARRAY IMPLEMENTATION
    SCOTT, I
    ELECTRONIC ENGINEERING, 1983, 55 (679): : 61 - 64
  • [25] New SQUID gate and its implementation into logic circuits
    Furuta, F
    Matsumoto, S
    Akaike, H
    Fujimaki, A
    Hayakawa, H
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (02) : 3311 - 3314
  • [26] DESIGN OF A DYNAMICALLY PROGRAMMABLE LOGIC GATE
    SUAREZ, RE
    CHANG, O
    ADAM, V
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (01) : 79 - 81
  • [27] Design and Implementation of Logic Gate Emulator
    Ogungbenro, O. A.
    Chukwudebe, G. A.
    Opara, F. K.
    Ezeh, G. N.
    2017 IEEE 3RD INTERNATIONAL CONFERENCE ON ELECTRO-TECHNOLOGY FOR NATIONAL DEVELOPMENT (NIGERCON), 2017, : 656 - 663
  • [28] Universal logic gate for FPGA design
    Lin, Chih-chang
    Marek-Sadowska, Malgorzata
    Gatlin, Duane
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 164 - 168
  • [29] Design of AND logic gate using NAND gate in photonic crystal waveguides
    Fatima, Shiba
    Rani, Preeti
    Kalra, Yogita
    Sinha, R. K.
    PHOTONIC FIBER AND CRYSTAL DEVICES: ADVANCES IN MATERIALS AND INNOVATIONS IN DEVICE APPLICATIONS X, 2016, 9958
  • [30] Design and implementation of stochastic neurosystem using SFQ logic circuits.
    Kondo, T
    Kobori, M
    Onomi, T
    Nakajima, K
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (02) : 320 - 323
12345